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Abstract
Highly Scaled High Dielectric Constant Oxides on III-V CMOS with Low Interface
Trap and Low Leakage Densities
by
Varistha Chobpattana
Complementary metal-oxide-semiconductor (CMOS) transistors are being aggres-
sively scaled, reaching the fundamental limits of silicon. Due to their much higher
electron mobilities, III-V semiconductors are being considered as alternative channel
materials to potentially replace Si. This requires the integration of high dielectric con-
stant (high-k) oxides with III-V semiconductor layers, which is the most significant
challenge to achieve high performance of III-V metal-oxide-semiconductor field-effect
transistors (MOSFETs). Large interface trap densities, inherent to these interfaces,
degrade the transistor performance.
In this dissertation, we utilize in-situ atomic layer deposition (ALD) combined
with surface passivation techniques to reduce the interface traps densities between
high-k oxides and III-V semiconductors to obtain highly scaled, low defect density
interfaces. Cycles of hydrogen and/or nitrogen plasmas and metal-organic precur-
sors were applied directly onto n- and p-type In0.53Ga0.47As surfaces before high-k
oxide ALD. The high-k oxides investigated include Al2O3, HfO2, ZrO2, and TiO2.
We examined the electrical characteristics of MOS capacitors (MOSCAPs), surface
morphology of the surface, and chemical components of the interface.
High quality interfaces of high-k oxide and n-type In0.53Ga0.47As with low interface
trap densities (Dit) of 10
12 eV−1 cm−2, low leakage current density, and high capac-
itance densities gate stacks (>5 µF/cm2) were achieved by the optimized cycles of
ix
nitrogen plasma+tetrakis(dimethylamido)titanium (TDMAT) ALD surface cleaning.
Using x-ray photoelectron spectroscopy, the interface region indicates that the remov-
ing As-oxides, sub-oxides, and As-As bonding are responsible for decreasing frequency
dispersion in the midgap region of the n-type In0.53Ga0.47As, reducing midgap Dit, and
unpinning Fermi level. The modified interface chemistry from Al2O3 to TiO2 leads
to lower frequency dispersion in accumulation. The highly polarized TiO2 layer pro-
duces dipole, which serves to increase barrier height between oxide and semiconductor,
controlling leakage current issue. Optimized plasma condition to the specific III-V
surface creates rapid and complete coverage interface layer on the III-V surface and
increases nucleation density for the high quality surface, which allows for the growth
of extremely scaled high-k oxide directly on III-V channels. High quality interface
also prevents subcutaneous oxidation. Different conditions of p-type In0.53Ga0.47As
surface passivation were investigated. Unpinned Fermi level on p-type In0.53Ga0.47As
surface was achieved. Comparison of electrical characteristics between n- and p-type
In0.53Ga0.47As MOSCAPs are presented. Different surface plasma treatment is needed
for p-type In0.53Ga0.47As for achieving high quality interface.
x
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Chapter 1
Introduction
1.1 III-V Complementary Metal-Oxide- Semicon-
ductor (CMOS)
The silicon-based metal oxide semiconductor field effect transistor (MOSFET)
has been the most important component of integrate circuits (ICs) since the 1960s.
It is used as a building block for analog and digital applications such as amplifiers
and switches. According to a famous projection, Moore’s law, the number of tran-
sistors per area on each IC doubles every two years as the feature size decreases to
improve performance and reduce cost. However, we are approaching fundamental
limits for scaling Si MOSFETs. The International Technology Roadmap for Semi-
conductors predicts that the rate would slow down in 2013[1]. Following the update,
while the physical gate length for microprocessors in manufacturing in 2012 was 22
nm, the processing nodes were 14 nm in 2014. As a result, vast research and develop-
ment efforts are dedicated to finding new materials and device structures to enhance
the performance and allow continued scaling. These include the use of strained Si,
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Table 1.1: Principal Material Properties of Si, Ge, and III - V Semiconductor
Compounds[2]
Property Si Ge InP GaAs In0.53Ga0.47As InAs InSb
e∗ (m∗/m0) 0.19 0.082 0.077 0.067 0.041 0.023 0.0145
Eg (eV) 1.12 0.66 1.35 1.42 0.74 0.36 0.17
µe (cm
2/Vs) 1500 3900 4600 8500 12,000 33,000 80,000
µh (cm
2/Vs) 450 1900 150 400 300 460 1,250
vsat (×107 cm/s) 1 0.6 2.5 2.1 3.1 8 5
high-k/metal gate, and FinFETs device structures. However, more innovative device
structures and novel materials may be needed to continue CMOS scaling.
High mobility materials, such as III-V compound and Ge semiconductors, have
shown promise for future high-speed and low power applications. Figure 1.1 shows
materials for “More Moore” diversification towards III-V logic applications[2]. Table
1.1 shows properties of Si, Ge, and the prominent III-V semiconductor compound sub-
strates, including effective mass (e∗), energy gap (Eg), electron and hole mobility (µe
and µh, respectively), and saturation velocity (vsat). Materials such as InGaAs, InAs,
and InSb have superior characteristics in terms of these properties that makes them
promising candidates for low noise, low power, and high speed digital applications for
n-type channel devices. Furthermore, they have flexibility to be band-engineered. For
example, InAs has electron mobility as high as 33,000 cm2/Vs. In combination with
InGaAs, mobility and peak saturation velocity can thus be improved. In addition,
InSb, GaSb, and various Sb-based alloys have high electron and hole mobilities and
can be strained to be utilized in p-channel III-V logic applications[3, 4].
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Figure 1.1: Diversity of III-V materials that can be used for logic applications,
compared to to Si and Ge. Reprinted with permission from ref.[2]. c© 2014 JNEP
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There are a wide range of III-V compounds and they have low effective masses,
which gives rise to high injection velocities. Their lower density of states, comparing to
Si, yield less scattering, but limits achievable carrier densities. Higher mobilities also
give lower access resistance. These superior transport properties paired with smaller
bandgaps result in higher speed MOSFET performance. As for more performance
per gate width, having more current requires less applied bias, which in turn reduce
power consumption. In addition, higher performance decrease FET widths, which
reduces IC overall size. Structurally, III-V compounds can be engineered to have
strong heterojunction properties such as large band offsets, which give rise to better
carrier confinement, decreasing leakage current issues in the devices.
Primary candidates for III-V channel MOSFET beyond 16 nm node normally
include InxGa1−xAs (0 ≤ x ≤ 1) alloys. Because of their small bandgap (0.36 ≤ Eg ≤
1.42 eV), they are suitable for low power applications with operating supply voltage
≤ 0.7 V and short gate length (Lg < 7 nm)[5]. Studies on various In contents have
been conducted including x = 15 % In[6, 7], 20 % In[8, 9, 10], 53 % In[11, 12, 13],
65 % In[14], 75 % In[15], 100 % In[16] with Al2O3 ALD. Alloys with more than 50%
content of In are of interest for nMOS applications with high performance due to
their high electron mobility (∼ 104 cm2 V−1 s−1). However, the Fermi level pinning
in the conduction band of InAs hinders it from being a strong candidate despite its
high electron mobility. Only few results have been reported using InAs channels
as a replacement for Si FET channels[17, 18]. Lattice-matched In0.53Ga0.47As on
InP substrate appears to be among the most studied particularly in terms of their
potential in improving electron mobility by strain engineering.
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1.2 Materials Challenges
1.2.1 Interface States in III-V Semiconductors
A universal challenge in developing III-V MOSFETs is the large interface trap
densities (Dit). Interface trap densities scatter and trap charge carriers resulting in
low drive current and low subthreshold slope (SS), which degrade transistor perfor-
mances, and pin the Fermi level. Major sources of interface traps come from defects
of the III-V semiconductor surface. The traps can be dangling bonds, vacancies, anti-
sites, and native oxides. Studies of III-V semiconductor defects have been carried-out
since the 1980s. Spicer et al. proposed the “unified model” for some III-V oxide in-
terface states[19]. Using photoemission spectroscopy to determine the surface Fermi
level position, energy levels of acceptor and donor due to missing atoms from the
substrates are shown in Figure 1.2. These represent prominent defect levels at room
temperature of these three semiconductors. The energy levels are known to ± 0.1
eV. They also propose the levels of interface states in the semiconductors as shown
in Figure 1.3. The schematic shows that interface states occur in different parts of
the III-V band gap for different semiconductors, including top part for InP, middle
part for GaAs, or lower part for GaSb. These interface states affect the efficiency of
Fermi level movement. Substantial density of traps states leads to Fermi level pin-
ning, which creates an energy barrier for electrons and holes. No carrier modulation
is obtained, degrading device performance. For GaAs, the Fermi level is pinned at
the interface when density of interface states is 1012 - 1013 cm−2 eV−1[20, 21].
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Figure 1.2: Unified model of interface states and Schottky barriers of GaAs, InP,
and GaSb. Reprinted with permission from ref.[19]. c© 1980 AIP Publishing LLC.
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Figure 1.3: Energy level and the interface states of Si, GaAs, InP, and GaSb.
Reprinted with permission from ref.[19]. c© 1980 AIP Publishing LLC.
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The energy level of the Fermi level pinning positions has been theoretically cal-
culated for InxGa1−xAs (0 ≤ x ≤ 1) alloys. Figure 1.4 shows the energy level as
a function of In content[22]. The measured energy level for Fermi level pinning is
around 1.0 to 1.2 eV. These energy levels are in good agreement with the reported
theoretical values for As-As dimers states at the interface. Other defects also con-
tribute to inefficient Fermi level movement and pinning behavior. The diagram in
Figure 1.4 suggests that Ga and As vacancies and As antisites can contribute to
Fermi level pinning. For example, calculations for AsGa and GaAs antisites on GaAs
surface[23] suggested that AsGa is a majority defect for the GaAs surface because the
Fermi level normally locates above 0.5 eV from the valence band corresponding to
the energy level of AsGa. This result is in agreement with the report in ref.[22].
Figure 1.4: Energy levels from valence band maximum of Fermi level pinning and
defect levels as a function of In content. Reprinted with permission from ref.[22].
c© Copyright 2013 IEEE
The unusual structure of (2 × 4) GaAs surface also leads Robertson et al.[24] to
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conclude that the Fermi level pinning results from As-As dimer bonds. The defect
states shown in Figure 1.5 are from calculations where the bulk band edges have
been aligned using bulk charge neutrality level (CNL) energies. Ga dangling bond
states are all above the conduction band, creating no state in the band gap. On
the other hand, As dangling bond states are above the valence band in all of these
semiconductors, causing states in the lower half of the band gap. In addition, As-
As dimers form states only in the GaAs band gap. It is also pointed out that the
Fermi level depends on the surface termination of a specific system. For example, by
applying electron counting rule to the interface, the Ga-terminated face results in the
Fermi level lying in the valence band due to its 1/2 electron lacking from bonding to
O-terminated HfO2(100) layer. On the other hand, the As-terminated face yields an
extra 1/2 electron, and the Fermi level lies in the conduction band.
Figure 1.5: Defect energy levels for dangling bonds and dimer bonds of GaAs, InAs,
InP, and GaSb. Reprinted with permission from ref.[24]. c© 2015 AIP Publishing
LLC.
Native oxides form as a result of oxidation of air-exposed III-V semiconductor
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surface. The oxides form in several distinct layers with different compositions and
thicknesses[25]. A report found that oxygen binds to Group V without breaking III-
V bonds on the (110) GaAs surface[20]. It is suggested that bonding of oxides or
other insulators to III-V surfaces will be through the Group V elements and only
submonolayer quantities of oxygen are required to result in Fermi level pinning. The
positions of the Fermi level pinning depends on the defects produced by this strain-
induced oxygen chemisorption. These defects are considered as extrinsic states and
provide approximately 1012 cm−2 surface states to pin the Fermi level. For Si, the
presence of oxygen can remove the Fermi level pinning. On the other hand, oxygen
exposure yields or modifies the Fermi level pinning on III-V materials[26, 27]. Some
examples are shown in Figure 1.6. Since 108 langmuirs corresponds to approximately
a tenth of a monolayer, the plots indicate that only a small fraction of a monolayer
of oxygen coverage is needed to saturate the Fermi level pinning in GaAs. It is
noted that the pinning mechanism for thick oxides and fraction of submonolayer
oxide coverage may be the same due to defect formation by the adlayer of oxide or
metal[28]. Another contrast behavior to the Si-SiO2 is the direction of the formation
of the addition defects. For Si-SiO2, oxygen moves through the oxide to react with
the Si at the Si-oxide interface. On the other hand, III-V atoms move outward to
form interface defects. The III-V materials were found to move even further out into
the upper deposited oxide and metal in a large amount[29, 30, 31].
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Figure 1.6: Fermi level pinning position as a function of oxygen exposure for (a)
n-type GaAs (•, ◦) and p-type GaAs (4) ;(b) n-type InP (◦) and p-type InP
(4);and (c) GaSb (◦). Reprinted with permission from ref.[20, 27]. c© 1976 and
1979 AIP Publishing LLC.
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Oxides can also be formed during wet chemical treatment. These defects generate
electronically active sites, which cause instability to the surface and impact device
performance. The stability of the oxides is also important for determining the density
of interface states. The instability of oxides such as As-oxides can lead to leakage
problems. Overall oxidation of the surface is responsible for the formation of the large
interface state defects, which also control the Fermi level position in the semiconductor
bandgap[32]. Thus, As-oxide, As dangling bonds, and excess of As on the surface are
responsible for the Fermi level pinning [33, 34, 35]. In addition, the presence of Ga
oxide can also be associated with defects in device electrical characteristics [36]. There
is evidence suggesting that In- and Ga- oxides states also locate primarily near the
surface. However, due to their high thermal stability compared to As-oxides, they are
likely not to critically impact device performance[37]. On the other hand, Ga- and
In- oxides such as Ga2O and In2O, could help decrease interface disruption between
high-k oxides and semiconductor [37, 38, 39].
There are also theoretical calculations suggesting the possibility of defects in the
valence and conduction bands for other III-V semiconductors. These states also cause
the Fermi level pinning and degrade mobility in MOSFETs[22]. This information
indicates that different surface treatments are required to remove these states from
different energy levels. In summary, surface and bulk chemistry should be strongly
emphasized because an understanding of the interface chemistry does not only benefit
the semiconductor industries, but it is important to understand the fundamentals of
the interface phenomena.
12
Introduction Chapter 1
1.2.2 Scaling Limits
As CMOS devices are scaled, the MOSFET performance is mainly controlled by
the inversion charge capacitance. However, the effect of large electric field on the
scaled dielectric thickness causes dramatic leakage issues and short channel effects.
High-dielectric permittivity (k) materials are required as a replacement of SiO2 for in-
creasing charge density without reducing physical dielectric thickness. The equivalent
oxide thickness (EOT) is a measure to relate high-k dielectric thickness to physical
oxide thickness of SiO2:
EOT =
εSiO2
εhigh−k
tox (1.1)
where εSiO2 is the dielectric constant of SiO2 (3.9), εhigh−k is the dielectric constant
of high-k oxide and tox is the physical thickness of the high-k oxide. The EOT has
to reach below ∼0.6-nm range to be suitable for devices of gate length below 22 nm.
It is possible for the EOT to reach the ∼0.6-nm range without substantial leakage
current.
High-k oxides currently studied include transition metal oxides and binary oxides.
Many attentions have focus on the transition metal oxides, including group IVB,
group IIIB, and rare-earth oxides[40, 41, 42, 43, 44]. However, many of them often
show poor thermal stability to integrate onto Si devices. With some exceptions, more
attention has been focused on specific high-k dielectrics such as HfO2, Hf-based oxides,
ZrO2, or Zr-based oxides with high permittivity, and relatively high thermodynamic
stability with low leakage current density[45, 46, 47, 48]. In fact, Hf-based materials
are extensively studied and used as the gate dielectric in Si-CMOS since early 2000s.
ZrO2 are found to be slightly reactive with Si, forming ZiSi2[49]. For this reason, HfO2
is more preferable over ZrO2. In addition, regardless of its high dielectric constant,
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TiO2 is not widely used due to issues with thermodynamic stability on Si[49, 50]. On
the other hand, it is possible on III-V[51, 52].
In summary, HfO2 passes many criteria to be a favorite as high-k gate dielectric.
The requirements includes high-k -value, thermodynamically stability, kinetically sta-
bility, sufficient band offsets, compatibility with fabrication process, and good electri-
cal interface. Thus, the development of high-k deposition without Fermi level pinning,
surface and interface states need to be highlighted. In addition, the interface between
the oxides and semiconductor needs to be controlled in order to maintain good elec-
trical performances.
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1.3 State of the Art
The most difficult and enduring problem is the passivation or avoidance of de-
fects between gate insulators and III-V channel materials. As mentioned earlier,
air-exposure causes traps on the III-V surfaces. Covering these surfaces until right
before processing seems to be an intuitive solution to the problem. As-capping of III-
V materials became useful for in-situ surface cleaning technique of the III-V surfaces.
One of the early successful work has been shown that the As-cap on InxGa1−xAs sur-
face can be removed and cleaned to achieve ordered surface [53]. Normally, the cap
is deposited immediately after the III-V layer growth in the molecular beam epitaxy
(MBE) machine. The cap is thick and dense enough for reasonable amount of time
to protect the surface from oxidation during transportation. The cap will later re-
move by decapping process at relatively low temperature (∼400 ◦C) in the ultra-high
vacuum chamber before oxide deposition. Results from MOS capacitor experiments
using As-decapping process have been showing with high quality interface with low
midgap Dit response[54, 55].
Different wet chemical treatments were investigated as surface preparation meth-
ods of III-V semiconductor mainly for removing native oxides. Many of the chemicals
are acids or bases, which preferably do not etch the semiconductor substrate. Some of
the examples are HCl, HF, H2SO4, and NH4OH. Other wet-cleaning related methods
also include digital etching, which consists of a few cycles of oxidizing agent, diluted
acid, or plasma treatment. The combination of these steps reduces damage on III-V
semiconductors[56, 57, 58, 59]. Some chemicals show advantages over the others in
a specific process or substrate materials[60]. However, all of these studies show only
a slight improvement in the device performance. It was suggested that the method
is considered effective as long as the solution is strong enough and the time is suf-
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ficient to etch away the native oxide[61]. Alternatively, sulfur passivation of GaAs
surface has been proposed for achieving lower defect states either using Na2S·9H2O
or (NH4)2S [62, 63, 64]. The study on In0.53Ga0.47As also emphasized the benefits
[13, 65]. It is explained in ref.[23] that excess arsenic (AsGa) is soluble in sulfide solu-
tions and removed by the sulfur reaction. This effect makes the Fermi level movement
more efficiently near the valence band.
Plasma etching (or reactive-ion etching) of III-V semiconductors has been stud-
ied mainly to remove carbon contaminated molecules and native oxides. Various
reactive agents were investigated such as fluorine (HF, CF4, CHF6, CF3Cl), chlorine
(CCl4, C2Cl4, CHCl3, CBr2Cl2,PCl3), oxygen, and hydrogen[66, 67, 68, 69, 70]. How-
ever, dry-etching methods can cause more damage to the III-V semiconductor surface
compared to wet-cleaning methods[71, 72]. Careful investigation and optimized con-
ditions are needed to remove the contamination without damaging the high quality
III-V surfaces. Hydrogen plasma treatment is one of the popular surface preparation
methods that has been investigated for III-V semiconductors[73, 74, 21, 75, 76]. It is
used as an in-situ cleaning method immediately prior to the high-k oxide deposition.
One of the advantages of this method is its effectiveness at low temperature. It is
believed to remove carbon contaminants and some native oxides from the surface.
In same cases, hydrogen plasma etching can also help obtaining a preferred surface
reconstruction[76, 77]. However, substrate damage can still be expected if the plasma
conditions are not optimized for a specific substrate.
One of the most effective hydrogen plasma treatment before Al2O3 deposition
by atomic layer deposition (ALD) on In0.53Ga0.47As is investigated in ref.[78]. The
experiment was done on air-exposed samples, which is convenient for transistor pro-
cessing. Figure 1.7 shows capacitance-voltage curves as a function of frequency on
four samples with different pre-deposition treatments. The frequency dispersion in
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the negative bias region (“hump”) qualitatively represents the amount of midgap Dit
response of the samples. The result indicates that the hump significantly decreases
when the sample is exposed to cycles of the in-situ hydrogen plasma. In addition,
further decrease in the frequency dispersion is shown in the sample with combination
of the hydrogen plasma and trimethylaluminium (TMA) [Figure 1.7(d)]. Conduc-
tance maps (not shown) indicate that the Fermi level is unpinned. This behavior
suggests that the midgap trap density, Dit, is strongly reduced. The minimum Dit
value reported in this work is in the low 1012 eV−1 cm−2. This process offers a greatly
enhanced flexibility to the device process flow.
Nitrogen plasma has been reported to passivate surface state density and effec-
tively reduce Dit on III-V semiconductors, particularly GaAs and InGaAs[73, 79, 80,
81, 82]. Activated nitrogen atoms incorporate onto the semiconductor surface and
form an interface of oxynitride layer. It was suggested that nitrogen predominently
bonds to In and Ga atoms from In0.53Ga0.47As substrate[80]. The increase in the
amount of Ga-N bond attributes to replacement of As atoms by N atoms. This be-
havior might reduce As dimers and As-oxides, which are proposed to cause high Dit
at the GaAs and InGaAs MOS interface[24]. The nitridation can also convert some
of the Al2O3 layer into AlN, which acts as a diffusion barrier. In addition, in terms
of avoiding Fermi level pinning, it was calculated that there is no presence of N-N
dimer bonds and the N dangling bond states lie deeper in the valence band edge well
below the band gap[83].
As mentioned earlier, plasma treatment combined with TMA exposure can provide
beneficial surface treatment effects for Al2O3 on III-V semiconductors. Al2O3 acts as
a diffusion barrier better than other oxides to prevent the oxidation of Ga and avoids
formation of As interstitials[24]. A few cycles of ALD Al2O3 under a HfO2 gate stack
were sufficient to reduce interface traps[84, 85]. Some of the reports are shown in
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Figure 1.7: Capacitance-voltage curves as a function of frequency for (a) un-
treated samples; (b) TMA-treated sample; (c) hydrogen-plasma-treated sample;
and (d) hydrogen-plasma and TMA-treated sample. Reprinted with permission
from ref.[78]. c© Copyright (2011) The Japan Society of Applied Physics
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Figure 1.8. These examples are for gate stacks with a thin layer of Al2O3 under a HfO2
dielectric layer on n-type In0.53Ga0.47As[86, 87, 88, 84]. The capacitance densities
versus voltage curves at different frequencies show well-behaved curves and small
response from midgap interface states densities. There are furthermore indications
that TMA helps cleaning the III-V surface. One report suggests that the Al from
TMA reacts with As+3 and Ga+3 oxidation states and form Al-oxide [7], and removes
As-O and Ga-O bonds from the GaAs surface. An abrupt interface between Al2O3
and GaAs is possible by matching Ga-terminated face of GaAs to O-terminated face
of the oxide or As-terminated face of GaAs to Al-terminated face of the oxide[24].
It was also suggested that the small TMA molecule inserts itself into As-As bonds
and breaks them[89]. This reaction is referred to as the “self-cleaning” effect from
TMA. Thus, it is important to introduce TMA into the first half-cycle of Al2O3 ALD
deposition on a III-V surface. The clean-up reaction is believed to depend on the
oxidation state. According to this, Hf precursor would not have the same effect as
TMA because of its +5 state. The TMA self-cleaning effect appears to be effective in
controlling the degree of interface oxidation, which results in unpinning Fermi level
and decreasing Dit.
Overall, a sophisticated surface passivation scheme is required for high perfor-
mance III-V MOSFETs to form a high-quality interface. The strict criteria to reach
such performance includes low Dit in the range of 10
12 - 1011 cm−2 eV−1, low gate cur-
rent density leakage of 10−8 A/cm2 at gate voltage of flatband voltage + 1 V, scalable
high-k dielectric to EOT of 0.5 nm with sufficient band offsets > 1 eV as electrons
and holes barrier, and high thermal stability at temperature > 800 ◦C[90]. The effec-
tive surface cleaning can be a process of both wet and dry cleaning techniques. The
details have to be optimized for the specific III-V substrate.
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Figure 1.8: Capacitance-voltage curves as a function of frequency of samples with
Al2O3/HfO2 gate dielectrics on n-type In0.53Ga0.47As from ref.(a) [86] Reproduced
by permission of the Electrochemical Society; (b) [87]; (c) [88]; and (d) [84].
Reprinted with permission from ref.[87, 88, 84]. c© 2011 and 2012 AIP Publishing
LLC.
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1.4 Atomic layer deposition (ALD)
Atomic layer deposition (ALD) is a vapor phase deposition technique which syn-
thesizes sub-monolayers of ultra-thin films by typically alternating two half-cycles at
sub-atmospheric pressure. During first half of the cycles, precursor adsorps to the
starting surface followed by a purge step to remove excessive materials. For the sec-
ond half of cycles, the surface is exposed to a reactant gas, vapor, or plasma species
depending on a specific process. By the sequential steps, ALD offers self-limiting
reaction with precision of monolayer coverage. Other high vacuum chemical vapor
depositions (CVD) do not offer control at the Angstrom level. Consequently, ALD
facilitates uniform coverage over large areas and conformal deposition of non-planar
structures with high aspect ratio. ALD is also compatible with integration to tran-
sistors production processes. It is typically conducted at modest temperature (<400
◦C). ALD is also an excellent tool for exploring new high-k compounds by straight-
forwardly controlling material composition during alternate cycle of growth.
These advantages led to the semiconductor industry’s interest in ALD in the mid-
1990s for deposition of high-k materials on Si[1, 91]. Intel introduced ALD high-k gate
dielectric into their production line in 2007[92]. It was the key to advance the scaling
to 45 node technology. Furthermore, for tri-gate design of Fin field effect transistor
(FinFET) at 22 nm node, the deposition of gate oxide is possible by the conformal
capability of ALD. Further development of other designs such as semiconductor wires,
tubes, or sheets can also be enable[93].
The ALD growth rate is determined by thickness per cycle instead of a flux-
dependent deposition. The typical growth rate (growth per cycle, GPC) range is
between 0.05 - 0.1 nm per cycle. Multiple ALD processes can be combined to create
“super cycles”, where compositions of different films are stacked on to one another
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such as HfZrO2, zinc tin oxide (ZTO), and SrTiO3. In addition, the purge step
is critical for avoiding CVD-like or physical vapor deposition (PVD)-like reactions.
These reactions can appear when both precursor and reactant are present in the
chamber at the same time. In addition, a pump step can be added to ensure that no
residual remains in the reactor. During the initial cycles of ALD, the GPC normally
varies from the saturated value due to the reactive sites on the substrate differing from
the deposited film and surface reconstructions. The initial cycles sometimes create
island-growth or a rough surface, which is detrimental for scaling down of the oxides.
Therefore, the initial steps are important for achieving stable dielectric morphology.
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1.5 Outline of this dissertation
In the introduction, III-V complementary metal-oxide-semiconductor (CMOS)
was introduced for replacement of Si-based MOSFETs. The motivation, based on
intrinsic electronic properties are mentioned. On the other hand, the challenges for
III-V semiconductors are significant, due to their large number of interface trap densi-
ties (Dit). Various important surface cleaning techniques have been studied to address
these issues including both wet and dry processes. Plasma surface passivation tech-
nique by ALD is the focus of this dissertation. In Chapter 2, the standard MOS
capacitor fabrication process used mainly in this dissertation is explained in detail for
In0.53Ga0.47As substrate. The importance of ALD plasma surface cleaning steps for
III-V semiconductors and thermal oxide ALD processes are discussed. The properties
for different precursors used for surface cleaning and oxide deposition are introduced.
In addition, analysis for electrical properties of MOSCAPs are explained, including
frequency dependent capacitance-voltage curves as well as conductance and Terman
methods forDit extraction in III-V semiconductors. Furthermore, x-ray photoelectron
spectroscopy (XPS) is mentioned for analyzing high-k on III-V semiconductors. Ef-
fects of annealing and gate metal deposition methods are then discussed with regards
to III-V surfaces. In Chapter 3, experimental results on the influence of different wet
cleaning and in-situ ALD nitrogen plasma on surface and interface layers are shown.
The improvement from the process are reported and the scientific insights on the in-
terface layer are discussed. The exceptional MOSFETs characteristics from the novel
in-situ ALD surface cleaning technique are also shown. Chapter 4 discusses further
scaling of equivalent oxide thickness by scaling high-k -oxides and the interfacial layer,
including Al2O3, HfO2, ZrO2, and TiO2. These gate stacks present exceptional low
midgap Dit and record-high capacitance densities. The gate stacks with TiO2 in-
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terfacial layer demonstrate remarkably low frequency dispersion in accumulation. In
Chapter 5, n- and p-type In0.53Ga0.47As MOSCAPs results are compared and analyzed
by frequency dependent capacitance-voltage curves and Terman methods. Chapter 6
summarizes this dissertation and proposes some future work for further development
and understanding of high-k on III-V interfaces.
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Experimental Details
2.1 Standard MOSCAPs Procedures
The experiments in this study were carried out on 300-nm-thick, n-type or p-type
In0.53Ga0.47As (Si or Be: 1 ×1017 cm−3) commercially grown by molecular beam epi-
taxy on (001) n+- or p+- InP substrates (S or Zn: 3 × 1018 cm−3). Samples were
cleaned in 10:1 deionized H2O:HCl for 2 min or buffered HF for 3 min. They were
then rinsed in deionized H2O to remove the acid. The samples were immediately
loaded into the ALD reactor (Oxford Instruments FlexAL ALD) with a Si witness
piece for growth rate measurement by ellipsometer (Woolam M2000DI Variable Angle
Spectroscopic Ellipsometer) after deposition. The samples were set at the deposition
temperature for 3 min in order to ensure that the substrate reached thermal equi-
librium. Most experiments were carried out at 300 ◦C. The sample surfaces were
exposed to an optimum number of alternating cycles of plasma (hydrogen, nitrogen
or oxygen) and metal organics precursors (TMA or TDMAT). Each cycle consisted of
an inductively coupled plasma pulse and a dose of precursor. Some recipes included
a subsequent Ar purge and pump step, a dose of precursor, and another Ar purge
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and pump step. The chamber reactor pressure was 200 mTorr.
Gate dielectrics were deposited by using a metal organic precursor (trimethyla-
luminium [TMA], tetrakis(ethylmethylamino)hafnium [TEMAH], or tetrakis (ethyl-
methylamino)zirconium [TEMAZr]) and water. Dielectric thicknesses were deter-
mined ex-situ using variable angle spectroscopic ellipsometry on the witness Si piece.
After dielectric deposition, 500-nm SiO2 was deposited on the backside of the sam-
ples at a high deposition rate at 50 ◦C by plasma-enhanced chemical vapor deposition
(Unaxis VLR). The SiO2 layer is used as a protection layer for InP during the high
temperature annealing step. Low temperature deposition was selected to minimize
effects on the samples. The samples were then annealed in a quartz tube furnace set
at 400 ◦C for 15 min in forming gas (95% of N2 and 5% of H2). The ramping rate
was set to 10 ◦C/min to avoid thermal expansion of the samples. The samples were
also cooled down in the same annealing gas environment. Then, they were removed
from the annealing furnace when the temperature cooled down to below 100 ◦C. More
details of annealing procedure is explained in Appendix A.
For MOSCAP metal deposition, 80-nm-thick Ni gate electrodes were deposited
through a shadow mask by thermal evaporation. The sizes of the circular devices in
the shadow mask were 250, 200, 150, and 100 µm in diameter. Photoresist was then
spin-coated on the topside of the samples for protection during backside SiO2 removal.
The SiO2 was removed by dipping the samples in a strong buffered HF etchant for
3 min. After the photoresist was removed, the samples were transferred into a ther-
mal evaporator for 20-nm Cr/100-nm Au backside deposition. Capacitance-voltage
and conductance-voltage measurements were performed using an impedance analyzer
(4294A Precision Impedance Analyzer) at room temperature and at frequencies be-
tween 100 Hz and 1 MHz in the dark. The oscillation level of the source was set to
50 mV with measurement range of 1 mA. The sweep delay time was normally set
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to 3 s. The diameter of the Ni gate metal was measured by an optical microscope
to obtain the device area. Typical diameters of the devices from the shadow mask
used in the study were 150 and 100 µm. Conductance and Terman methods were
used to estimate the Dit and its distribution in the band gap. High-angle annular
dark-field scanning transmission electron microscopy (HAADF-STEM) was carried
out using a 300 kV field-emission transmission electron microscope (FEI Titan) by
Jack Zhang. X-ray photoelectron spectroscopy (Kratos Axis Ultra XPS) was used to
investigate the interface and secondary ion mass spectrometry (Physical Electronics
6650 Dynamic SIMS) was used to investigate the interfacial composition.
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2.2 ALD for in-situ Plasma Surface Cleaning and
High-k Oxide Deposition
2.2.1 Important criteria for optimizing plasma conditions
Optimized plasma conditions for a specific substrate are essential for achieving
high-quality high-k -III-V interfaces. Many factors are important for acquiring good
physical and chemical properties. Parameters include the order of the chemical ex-
posure of the substrate, step time, plasma power, plasma time, purge and pump
steps, etc. Plasma power and plasma time are the key parameters for plasma process.
Different substrate materials and precursor types require certain conditions. For ex-
ample, it was found that with the same total plasma time, oxygen plasma is more
damaging compare to hydrogen and nitrogen plasma for In0.53Ga0.47As. The number
of total cycles and the total time of plasma exposure have to be optimized together to
achieve the best conditions for a certain surface. If the plasma exposure is too high,
damage occurs to the semiconductors[75].
It is also necessary to control the environment of the plasma chamber. No contam-
ination from other precursors should be present. The presence of other precursors can
cause the plasma conditions to change or hinder the spark. Contamination is avoided
by closing the valve between the deposition chamber and the plasma chamber when
the plasma is not in use. Furthermore, the plasma can be reluctant to strike, which
can be checked by running a warm-up process before the real deposition to ensure the
reactiveness of the system. In addition, for low temperature deposition with plasma,
flaking can occur due to residue on the isolation valve. It is suggested that before
plasma process, opening and closing the isolation value for number of cycles can shake
off the flakes. Thus, the in-situ plasma process requires attentions to details both
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before and during the experiment.
2.2.2 Thermal Oxide ALD
The most common thermal ALD high-k oxides are binary compounds such as
Al2O3, TiO2, HfO2, Ta2O5, and ZrO2[94]. During the deposition, when a precise
saturating dose of the metal precursor or reactants is used, a stepwise deposition is
observed. Dosing less than saturation results in incomplete coverage of the surface
and roughness. The surface roughness can prevent thickness scaling because a thicker
film is required to form a complete layer. A complete coverage of semiconductor
surface is essential. A saturated dose time can be found when the growth per cycle
curve is constant with increasing dose time. Typical ALD growth rate is about 0.1
nm/cycle. On the other hand, over-dosing can create residual precursor around the
deposition line and chamber. Excessive residues need to be purged (Ar or N2 gas)
and pumped out of the reactor before the next dose of precursor or reactant arrives to
avoid reactions before reaching the substrate. However, too long purge and/or pump
step will significantly increase the overall deposition time. Therefore, the time for all
steps has to be optimized for every precursor and reactant.
2.2.3 Metal Organic Precursors
Trimethylaluminum (TMA) is one of the most well known ALD precursors, and
is commonly used for deposition of Al2O3. It is an ideal metalorganic precursor
due to its direct bonding between the metal ion and carbon, which provides self-
terminating reactions on the substrate. It is highly volatile and very reactive. Water
is the most commonly use as an oxygen source in the ALD. TMA decomposes at
temperatures above 300 ◦C. The GPC in TMA/H2O process at 300 ◦C is about 0.09
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nm, corresponding to about 30% of a monolayer of Al2O3[95]. Many properties of
Al2O3 make it desirable as a high-k gate dielectric. It has dielectric constant ∼ 8-
10, compared to 3.9 for SiO2. Al2O3 has a wide bandgap (∼ 9 eV), providing high
potential barrier with the III-V semiconductor, which results in reduced gate leakage
current. It has high breakdown field of 5-30 MV/cm[9], high thermal stability, and
usually remains amorphous during ALD process conditions. TMA is also reported
to have a self-cleaning effect on the III-V surfaces, which help create high quality
oxide/semiconductor interface.
Tetrakis[ethylmethylamino]hafnium (TEMAH) [Hf(NCH3C2H5)4] is used for de-
position of high-k HfO2, and can be used with the most common reactants including
H2O, O2, and O3. TEMAH has high vapor pressure that allows reasonable deposition
rate at relatively low deposition temperatures. It reacts immediately upon contact
with the reactants. HfO2 has been reported to grow on OH- and H- terminated sur-
faces using this precursor, which is convenient for subsequent cycle in ALD. In the
standard ALD setting, TEMAH requires a carrier gas bubbling through the canister
at 70 ◦C to the deposition chamber. This TEMAH precursor can be used for deposit-
ing HfO2 at relatively low temperature because of the metal amides group. Compared
to metal halides, the metal amides should be more reactive toward hydroxylated sur-
face. Metal-nitrogen bond is weaker than metal halide bond, which facilitates the
removal of the residuals during ALD process[96].
Thermal ALD HfO2 have been developed by using TEMAH as a precursor and
H2O as a reactant[96, 97]. However, one of the main concern for using H2O as a
reactant for TEMAH is that H2O requires long purge time because of its sticking
coefficient to surfaces. H2O is prone to physisorb onto surface, including samples
and chamber. It is necessary to have a sufficiently long purge time to remove excess
H2O from the reactor, especially at low temperature. A study of purge time needs
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to be completed to confirm the saturation on the HfO2 growth rate. If the purge
time is not sufficient, TEMAH ligands can react with the excess water and chemisorb
onto surface sites. This is called parasitic growth, which can lower reactive sites
and non-uniformly affect the growth rate of the HfO2. Higher growth per cycle can
be presented due the excessive residues. The scaling of high-k thickness become
hard to control, which will affect the electrical properties of the film. This includes
capacitance density and leakage issues from the contaminated film (leakage path). In
addition, it has been shown that too long H2O pulse can induce dehydroxylation of the
surface, which lowers the HfO2 growth rate[98]. Another concern is its limited thermal
stability. TEMAH starts to decompose at 140 ◦C, which give rise to the increase of
C impurities in the deposited film. As mentioned earlier, this can increase leakage
throughout the gate stack. Thus, the ALD line temperature need to be controlled.
In our experiment, ALD precursor line temperatures are set to 120 ◦C to avoid the
decomposition of TEMAH.
Tetrakis[ethylmethylamino]zirconium (TEMAZr) is a metal organic precursor that
is almost identical to TEMAH except it is used for deposition of high-k ZrO2. The
same reactants can be used, which in this case is water. It also requires carrier gas
bubbling through the canister. Therefore, the deposition mechanism for HfO2 and
ZrO2 is almost identical. The proposed mechanism is shown in Figure 2.1. The first
step of the reaction is the metal precursor dose, which is a chemical absorption of the
metal-amide onto the OH- terminated surface. The metal-nitrogen bonds break apart,
then metal-oxygen bonds are formed. Consequently, the metal ligands byproduct is
purged out. In the second step, water reacts with the surface-bound metal amides
to create fully oxidized metal-oxides bonds and regenerate surface hydroxyl group for
the subsequent metal precursor dose step. The byproducts of dialkylamines are also
purged out at the end of this step.
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Table 2.1: Average Dielectric Constant for Three Crystalline Phases of ZrO2 and
HfO2[101]
Phase ZrO2 Experimental value HfO2 Experimental value
Cubic 37 (35-50)[102] 29
Tetragonal 47 (35-50)[102] 70
Monoclinic 20 16 (16-45)[99, 103]
Properties of HfO2 and ZrO2 are very similar. They have relatively wide band
gap (5-7 eV). Their thermal stability is high (∼900-950 ◦C)[99]. Table 2.1 compares
dielectric constant of ZrO2 and HfO2 from different crystalline phases. The diectric
constant depends on crystal phase. ZrO2 gives higher permittivity than HfO2 due to
the presence of cubic and tetragonal phase. These phases have a higher dielectric con-
stant than monoclinic phase in HfO2 because of the smaller unit cell parameters[100].
Thus, ZrO2 is a promissing alternative for high-k oxides. HfO2 and ZrO2 normally
show microcrystalline structure. Their average dielectric constant is ∼17-18 and ∼22-
23[101], respectively.
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Figure 2.1: Schematic of propose mechanism for deposition of ZrO2. Reprinted
with permission from [96]. Copyright c© 2002 American Chemical Society
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Tetrakis(dimethylamido)titanium(TDMAT) is normally used for the deposition
of TiN by chemical vapor deposition, but it can be used in both thermal and plasma
ALD. It can also be use for deposition of TiO2 as an alternative of titanium tetra-
chloride (TiCl4) due to its non-corrosive property and low temperature deposition (<
400 ◦C). Since the vapor pressure of TDMAT is relatively high when slightly heated,
there is no need of bubbler during the dosing step in the ALD. However, for a bet-
ter conformality, a hold step is usually added to after the dosing step to allow more
transport time without increasing the dose material.
Among all binary oxides, TiO2 has the highest dielectric constant[104]. The di-
electric constant in rutile phase can be as high as 170 [105]. It is thermally stable on
III-V semiconductors and can form an abrupt interface[106]. It is reported that lower
capacitance-voltage hysteresis is observed in a TiO2 gate stack on GaAs[107]. The
band gap is ∼3.2 eV [105]. The valence band offset between TiO2 and In0.53Ga0.47As
is 2.5 eV. However, there is almost no conduction band offset (0.05 eV) as shown
in Figure 2.2 [106]. This property is expected to cause high leakage current for n-
In0.53Ga0.47As device. However, it was shown that effect of dipole at the interface can
compensate and change the effective band offset to achieve low leakage current[108].
Ti has a high oxygen solubility[109], which can impede the formation of III-V na-
tive oxides on the surface and remove low-k interface layer. In addition, experiments
suggest that Ti incorporation acts as a barrier to As out-diffusion and inhibit the for-
mation of GaO[110]. Thus, TDMAT can be used as an effective precursor to provide
high quality interface between oxide and III-V semiconductors.
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Figure 2.2: Schematic band diagram of TiO2/In0.53Ga0.47As interface. Reprinted
with permission from [106]. Copyright c© Materials Research Society 2009
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2.3 Capacitance-Voltage Dispersion
The midgap Dit response can be qualitatively determined from the frequency dis-
persion behavior in the negative bias region of the capacitance-voltage (CV) curves.
The Dit extraction from CV of n-type In0.53Ga0.47As MOSCAPs can be done at room
temperature, due to its small bandgap[111, 112]. For small bandgap semiconductors,
the weak inversion response will show an admittance contribution due to interface
traps in the minority carrier half of the bandgap. At different measurement frequen-
cies (1 kHz - 1 MHz), the frequency dispersion in the depletion region of the CV curves
results from exchange of carriers between traps and both majority and minority car-
rier bands. When the frequency dispersion is large, it indicates that the Dit response
is high. Measurements over a temperature range are needed to extract Dit across the
bandgap. The minimal temperature range for different semiconductor materials for
extracting midgap Dit is shown in Figure 2.3. For In0.53Ga0.47As, room temperature
measurement can be used to determine the Dit near midgap. Temperature below 300
K is required to extract Dit near the band edges.
Frequency dispersion behavior in accumulation appears as a decrease in the max-
imum capacitance as the frequency increase. This behavior is caused by defect
states[113, 25] and appears most severely when the dielectric is highly scaled[114].
Some explanations associate this behavior to border traps, which are defects in the
oxide[115, 116]. However, other experiments suggested that the frequency dispersion
is drastically changed by the change in the interface layer and does not depend on the
specific oxide[117, 118]. Defects are believed to be located within 0.8 nm of the in-
terface. Other observations suggested that semiconductor defects such as disruption
of the III-V atomic bonding cause the frequency dispersion in accumulation[119].
Interface traps may tunnel throught the thin dielectric to metal[120] and give rise
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to frequency dispersion in accumulation, specifically those in the lower half of the
In0.53Ga0.47As band gap[114].
Figure 2.3: Temperature range of different semiconductors needed for extracting
Dit across the band gap. Reprinted with permission from [111]. c© 2008 IEEE
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2.4 Interface Trap Densities (Dit) Extraction
High trap densities (Dit) at the interface between gate dielectrics and the III-V
channel cause inefficient Fermi level response or even Fermi level pinning. These be-
haviors inhibit control over charge carriers in the MOSFETs channel, causing bad sub-
threshold slopes (SS) and low drive currents. In very-large-scale integration (VLSI)
for MOSFETs applications, Dit must be sufficiently small in order avoid degradation
of the SS. In Si MOSFETs, the SS is below 100 mV/decade. The SS of a planar long
channel inversion mode MOSFET is given by:
SS = ln(10)
kBT
q
(
Cox + Cdep + q
2Dit
Cox
)
(2.1)
where kB is Boltzmann’s constant, T is the temperature, q is the elementary charge,
and Cdep is the semiconductor depletion capacitance. For quantum well accumulation
mode III-V MOSFETs, Cdep is significantly less than Cox. Therefore, Dit must be
less than 10% of the oxide capacitance to avoid degrading the subthreshold swing
by more than 10%. As a result, for the 1 nm EOT MOSFETs, Dit throughtout the
semiconductor band gap cannot be greater than 2.2×1012 eV−1 cm−2[78]. Reliable
methods for quantifying Dit are extremely important for the development of high-
quality high-k dielectrics/III-V semiconductors interfaces.
In III-V MOSFETs, device fabrication involves elaborated steps. Every step
can negatively affect the device performance. Metal-oxide-semiconductors capacitors
(MOSCAPs) are normally used for separately addressing the issues with high-k/III-V
interface. Methods for analyzing Dit at the SiO2/Si interface using MOSCAPs struc-
tures were developed in the 1960s[121]. The quantity measured in a MOSCAP is its
admittance as a function of gate bias and frequency. However, compared to SiO2/Si
38
Experimental Details Chapter 2
interfaces, the interpretation of the admittance response in high-k/III-V systems is
less straight forward. With their variation of band gaps, low conduction band den-
sity of states, and wide range minority carrier response times, the methods for Dit
analysis have to be adjusted. In addition, the energy distribution of the Dit also
varies. Normally, more than one method is required to compare and contrast the Dit
values and distributions. In this dissertation, the conductance and Terman methods
are mainly used.
2.4.1 Conductance Method
Measurement of the equivalent parallel conductance can be used to estimate inter-
face trap densities because the conductance is directly related to energy loss provided
by AC signal source during capture and emission of carriers by interface traps [121].
The equivalent parallel conductance, Gp, can be extracted by
Gp =
ω2Cox
2Gm
Gm
2 + ω2(Cox − Cm)2
, (2.2)
where ω is the angular frequency (2pif), Cox is the gate oxide capacitance, Gm is the
measured conductance, and Cm is the measured capacitance.
During the measurement, the occupancy of the interface traps changes as a func-
tion of AC signal, which reaches a maximum when the interface traps are at resonance
with the applied AC signal (ωτ = 1). Consequently, the maximum normalized par-
allel conductance peak,
(
Gp
Aωq
)
max
, where A is the device area and q is the elemental
charge can be used to estimate Dit values[121],
Dit ≈ 2.5
(
Gp
Aωq
)
max
(2.3)
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The estimated Dit values are reliable when Cox > qDit. When Cox < qDit, Dit is
underestimated because the measured impedance is dominated by Cox[122].
This method assumes a constant capture cross section on the semiconductor sur-
face. Thus, for different semiconductor compounds, the constant capture cross section
can vary because of different types of traps and energy levels inside the band gap[123].
The trap energy level can be refered to as the energy difference to the majority carrier
band edge (∆E), which can be estimated from its relationship to the frequency at(
Gp
Aωq
)
max
. The frequency dependence is related to the characteristic trap response
time, τ = 2pi/ω. It describes the time needed for a captured charge to be released by
a trapping state at energy level E. The trap response time is given by the Shockley-
Read-Hall statistics of capture and emission rates[124, 125],
τ =
exp(∆E/kBT )
συthDdos
(2.4)
where σ is the capture cross section of the trap, υth the average thermal velocity
of the carriers, Ddos the effective density of states of the majority carrier band, kB
the Boltzmann constant, and T the temperature. CV and conductance-voltage mea-
surements have to be performed at different temperatures in order to extract the Dit
across the In0.53Ga0.47As bandgap.
With the In0.53Ga0.47As parameters taken from ref.[126] and the assumed capture
cross section σ of 1×10−16 cm2, the characteristic trap frequency can be calculated
from equation 2.4 for different temperatures as a function of energy difference between
the majority carrier band. This is shown in Figure 2.4. The frequency range is
100 Hz to 1 MHz. The data for σ of In0.53Ga0.47As is assumed due to the lack of
measurement reports. The reported values are in 7×10−15 to 5×10−17 cm2 range[122].
It is noted that errors can appear, but they are expected to be small. Errors arise in
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low temperature measurements since the Dit response is not as pronounced as those
at higher temperature. Consequently, the Dit values close to the band edges are
less reliable compared to those near midgap. The plot indicates that low temperature
measurements are required to determine the Dit values close to the band edges. Room
temperature measurement can only be used for extract the near midgap Dit values
in this frequency range (< 1 MHz).
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Figure 2.4: Characteristic trap frequency of In0.53Ga0.47As as a function of energy
difference between the majority carrier band and the trap energy level
In addition, Cox is an important variable for conductance method. It cannot be
estimated from accumulation capacitance as in Si due to the low conduction band
density of states in III-V semiconductors materials. Calculating Cox can also be
complicated when there is interfacial layer presented. Normally, Cox is determined
from,
Cox =
ε0εox
t
(2.5)
where ε0 vacuum permittivity (8.854 × 10−14 F/cm), εox effective dielectric permit-
tivity, and t oxide thickness. TEM thickness series can be used to determine εox. The
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correct Cox is important for equation 2.2. If an overestimated Cox value is used, Gp/ω
and
(
Gp
Aωq
)
max
will be too low, causing Dit and band bending to be underestimated.
2.4.2 Terman Method
The Terman method is a high-frequency CV based technique used to estimate
Dit. A high-frequency ideal CV curve is required for comparison of stretch-out in
the experimental curve. For n-In0.53Ga0.47As, the ideal CV curve cannot be calcu-
lated classically like Si because the Fermi level moves deep into the conduction band.
Nonparabolicity of the lowest conduction band valley (Γ) and higher lying conduc-
tion band valleys, X and L, also need to be taken into account. A detailed study
to calculated ideal CV curves is shown in refs.[122, 127]. The correct semiconduc-
tor parameters are needed for the simulation of the ideal CV curve, especially band
parameters and doping concentration of the semiconductor. Using incorrect doping
concentration can drastically change the Dit distribution. For In0.53Ga0.47As, the va-
lence band has a larger density of states. Thus, the parabolic band approximation by
a Boltzmann distribution function is sufficient. The high-frequency CV curve needs
to be measured at sufficiently high frequency to avoid the ac contribution from the
interface traps. The basic assumption is that the only contribution of Dit is in the
stretch-out with gate bias. The stretch-out
(
dψs
dVg
)
, where ψs the semiconductor band
bending and Vg the applied gate bias, is obtained from comparison with the ideal CV
curve and yields for quantification of the Dit[128],
Dit(ψs) =
Cox
q
[(
dψs
dVg
)−1
− 1
]
− Cdos(ψs). (2.6)
During the comparison step, the best possible match is made between the mea-
sured high-frequency CV curve and the ideal CV curve. The correct Cox is also
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required for this process to avoid error in Dit extraction. Flatband voltage shift and
an estimated Dit value are used for the estimation of the stretch-out. The accumu-
lation capacitance and depletion capacitance should match as much as possible to
achieve a close estimation of Dit distribution. When the measured depletion capac-
itance does not reach the ideal minimum capacitance (slope of CV curve is zero), it
is an indication of a pinned Fermi level (the semiconductor is never fully depleted).
Since the Dit distribution is extracted from the slope of the CV curve, the Terman
method is not applicable anymore. Band bending can be extracted as a function of
gate bias to see how efficient the Fermi level moves. It is expected for the exper-
imental band bending to reach below -0.4 eV to indicate unpinned Fermi level for
In0.53Ga0.47As.
In summary, it is noted that the Dit extraction is reliable in the middle of the band
gap range by conductance method when Cox > qDit[122, 129], but a complete theoret-
ical description of the CV of high-k/III-V interfaces is still lacking. Terman method
can cause error when other traps states instead of interface traps are presented. Par-
ticularly, the contribution of Dit to the capacitance in accumulation (Cacc) appears
to be non-negligible even at 1 MHz[129], due to the fast response of traps near or in
the conduction band, as described by
1
Cacc
=
1
Cox
+
1
CDit + CS
, (2.7)
where CS and CDit are the semiconductor and interface state capacitances, respec-
tively. When Cox is high, the contribution to Cacc from CDit becomes more significant.
In addition, it is believed that the Dit in the conduction band can be high[22]. This
precludes determination of the Dit from CV-based methods, which assumes that the
only contribution of Dit to the high-frequency CV is a stretch-out. Thus, with care-
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ful consideration, these two techniques should be used separately to quantitatively
determine the Dit distribution.
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2.5 X-ray Photoelectron Spectroscopy (XPS)
XPS is a chemical analysis technique that utilizes electron spectroscopy to identify
chemical species on the surface of a samples. An x-ray beam radiates at an angle
onto the sample surface. The kinetic energy and number of electrons emitted are
measured simultaneously from within the top ∼10 nm of the samples surface, which
is generally called XPS spectra. The analysis depth varies with material depending on
the electron escape depth. With the known energy of x-ray, XPS spectra is used for
determining the binding energy of electrons. The atomic concentration of an element
can be calculated from the number of measured electrons, which is represented by
core level peak. After accounting for differences in the relative sensitivity factors and
measured area of the characteristic core level peaks, a ratio of chemical species (film
stoichiometry) on the surface can be revealed. In addition, specimens can be tilted
to provide a shallower analysis and depth profiling. The system is also equipped with
an Ar ion gun for cleaning surface contamination. For our experiments, scans were
run using monochromatic Al Kα radiation. This technique can be used for III-V
semiconductors surface analysis of oxides, which are presented in various bonding
configurations.
In the data analysis, surface aliphatic hydrocarbon peak (C 1s) is set to 285.0 eV
and used for determining the chemical shift and calibrating binding energy. Since our
samples are non-conductive, charge compensation has to be applied during the mea-
surement. For this reason, samples are placed on a glass slide before mounting onto
the standard wafer sample holder to make the sample insulate evenly. The detection
limit of the XPS is normally about one part per thousand. However, some other
factors can prevent the detection of some smaller concentration materials. Carbon
contamination on the surface of the sample is one of the issue. Ar etch can be run to
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decrease the carbon contaminant to about a quarter of its original peak intensity. In
the analysis, the peaks do not usually correspond to the binding energy position sug-
gested by a software because the fitting data are from metal states. If there is more
than one kind of materials to fit a peak, additional database is needed to confirm on
the likeliness of the state of material.
In our studies, N is difficult to detect because of the Ga Auger signal interfere with
N 1s peak. Other strong peaks are also overlap, in this case between In0.53Ga0.47As
substrate and HfO2. As 3d and Hf 5p
1/2 peaks overlap at around 40 eV binding energy
as shown in Figure 2.5. The presence of the Hf 5p1/2 peak is not straight-forward
to add to the As 3d peak fitting. Errors can occur by fitting arsenic oxides peaks
to this peak area. However, the oxide components should appear at higher binding
energy than metal-metal components, in this case InAs and GaAs. Therefore, fitting
the As-oxide component at lower energy than As 3d5/2 is inaccurate. In this case,
by looking further to lower energy, we know that there is Hf 5p peak with ∆Hf 5p
of 7.2 eV, which send Hf 5p1/2 signal overlapping onto As 3d peak. Thus, it can be
concluded that no As-oxide component is present in this sample.
Other peak overlapping issues also appear in the Ti components analysis on
In0.53Ga0.47As. The As Auger and In loss signals overlap with Ti 2p peaks. These
overlapping peaks deviate the background in the range of Ti 2p peaks from the stan-
dard models. A signal from the In0.53Ga0.47As substrate with similar high-k -oxide
thickness, but without Ti is needed for background subtraction of these low-intensity
overlapping peaks. If no subtraction is made, the analysis will overestimate the
amount of Ti and inaccurately determine the types of Ti components in the film. In
this case, the signal of an In0.53Ga0.47As substrate sample with ∼1 nm, post-annealed
Al2O3 film was used for the background subtraction.
As a result of the low film thickness required for typical XPS analysis, the oxi-
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dation from atmospheric condition can induce discrepancies in the ex-situ analysis.
Some studies use a cluster tool with deposition and analysis techniques to avoid the
issues with the oxidation. On the other hand, considerable caution can be carried
out to draw conclusions between correlations of physical characterization results and
those obtain electronically. The analysis from in-situ studies might argue for a bet-
ter understanding of the film interface during and after the oxide growth. On the
other hand, ex-situ studies after device fabrication can provide a direct analysis to
the measured MOSCAP devices. For the studies in this dissertation, post-annealed
high-k gate stacks were used for interface chemistry analysis in the same condition as
the samples used for electrical measurements.
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Figure 2.5: XPS spectra of 1.5-nm-thick HfO2 with nitrogen plasma+TMA pre-de-
position treatment. Thin lines are fitted peaks. Reprinted with permission from
[130]. c© 2013 AIP Publishing LLC.
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2.6 Annealing Conditions
Annealing may reduce defects. Before oxide deposition, vacuum pre-annealing in
ALD chamber has been reported to reduce the native oxides of GaAs surface[131].
Furthermore, post-oxide deposition anneal has been used widely. The main parameter
for annealing is the temperature. It has to be below the III-V decomposition tem-
perature, but sufficiently high to be effective. The high temperature is for removing
excess oxygen and water. The temperature should be higher than the oxide deposition
temperature in order to densify the oxide. The high temperature anneal, especially in
hydrogen environment, is normally used for passivating electronically-active defects in
the oxide/III-V interface, reducing midgap Dit[132, 133, 134]. It was also found that
hydrogen can effectively remove carbon-related carrier traps and passivates negative
fixed charge in the Al2O3[135]. In addition, post metal deposition annealing is shown
to reduce damages from the metal deposition in the high-k oxide/In0.53Ga0.47As gate
stack[136]. Other annealing conditions have to be considered. The ramping rate to
the annealing temperature should be low (∼10 ◦C/min) to avoid issues with thermal
expansion of the substrate and oxides. Duration of the anneal is also important.
Annealing experiment for optimizing annealing time is required. Longer anneal does
not necessarily benefit the gate stack quality than the shorter anneal.
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2.7 Effects of Gate Metals Deposition
A few studies have looked into the effect of device processing after high-k oxide
deposition. For example, in terms of metal deposition techniques, e-beam evaporation
causes more damage comparing to thermal evaporation. The damage was found in the
III-V quantum well layers as deep as 50 nm below the surface. It is shown by smaller
quantity of the photoluminescense spectra of the e-beam evaporation comparing to
the spectra from the thermal evaporation in Figure 2.6. The metalization damage
was found to depend on deposition method, deposition rates, and different metal
sources[137].
Another report shows the same conclusion as the study on the quantum well
layers. The capacitance-voltage characteristics of HfO2 dielectrics on n-In0.53Ga0.47As
MOSCAPs are shown in Figure 2.7. The frequency dispersion in negative bias range
of the sample with Pt electrode deposited by e-beam evaporation in Figure 2.7 (a) is
more pronounced than the sample with Ni electrode deposited by thermal evaporation
in Figure 2.7 (b), indicating higher midgapDit response. The damage from the e-beam
evaporation is efficiently removed by annealing in forming gas as shown in Figure 2.7
(c) where the frequency dispersion in negative bias region decreases significantly. The
e-beam evaporation can strongly degrade the device performance as shown by large
frequency dispersion in negative bias region, representing large midgap Dit response.
On the other hand thermal evaporation does not induce much damage, and thus, the
post metal-deposition annealing is not needed.
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Figure 2.6: Photoluminescence spectra of 10 nm of Au deposited on InGaAs/GaAs
quantum well samples with thermal evaporation of e-beam evaporation at 0.2 nm/s
deposition rate. Reprinted with permission from ref. [137]. c© 1998 AIP Publishing
LLC.
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Figure 2.7: Capacitance-voltage curves of HfO2 dielectrics on n-In0.53Ga0.47As
MOSCAPs measured as a function of frequency at room temperature with (a)
e-beam deposited Pt electrode, (b) thermal evaporated Ni electrode, and (c) same
sample in (a) after forming gas annealing at 400 ◦C. Reprinted with permission
from ref. [136]. c© 2011 AIP Publishing LLC.
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For the results mentioned, they also suggest that the very large midgap Dit is to
some extent the effect from damage by device processing. Thus, it is best to avoid
additional damages from the metal deposition. The effect of the damage on the III-V
structure is significant. The details of the fabrication have to be considered when
processing the devices.
In summary, the process for achieving high quality interface high-k/III-V semi-
conductors needs to be focused on optimizing the pre-oxide deposition cleaning. In
terms of oxide deposition, many precursors can be selected for high capacitance den-
sity MOSCAPs. For this study, TMA, TEMAH, TEMAZ, and TDMAT are selected
for deposition of Al2O3, HfO2, ZrO2, and TiO2, respectively. In terms of character-
ization of trap state density, capacitance-voltage curves at different frequencies are
used for qualitatively analyze the midgap Dit response. For quantitative measure of
midgap Dit, conductance and Terman methods are utilized for comparing Dit values
and distributions in the bandgap. For chemical analysis, XPS is used for studying the
chemical components of the interfacial layer in order to determine the effectiveness of
the pre-deposition plasma treatments. In addition, the importance of annealing and
metal deposition conditions are emphasized.
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Pre-oxide Deposition Treatment
Techniques
Parts of this chapter are adaped from ref. [130]. Reprinted with permission from
[130]. c© 2013 AIP Publishing LLC.
3.1 Effects of Different Wet-Cleaning Chemicals
Wet-cleaning is a typical pre-oxide-deposition treatment step that has been widely
used to remove native oxides from the III-V semiconductors. Specific conditions
are required for different III-V channels. A study of four different wet chemical
treatments on n-In0.53Ga0.47As is shown in Figure 3.1. CV characteristics of ∼4 nm
of Al2O3/In0.53Ga0.47As MOSCAPs with 5 cycles of hydrogen+TMA plasma cleaning
after pre-deposition wet-clean of 10 % HCl for 2 min, BOE for 3 min, 29 % NH4OH for
2 min, or 20 % HF for 3 min are shown in Figure 3.1(a)-(d), respectively. As a result,
the sample cleaned with BOE for 3 min shows the smallest frequency dispersion in the
negative bias region, indicating the lowest midgap Dit response. Further investigation
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for chemical analysis by XPS of the interface was performed on the gate stacks with
different wet pre-treatments. Figure 3.2(a)-(d) show XPS signals of Al 2p, As 3d,
In 3d, and O 1s, respectively. There is only a slight shift in the O 1s signal, but
no significant difference in intensity between the four different treatments within the
resolution limit. However, the conclusion can be made from the CV characteristics
that BOE cleaning results in the smallest midgap Dit response.
Figure 3.1: CV Characteristics as a function of frequencies of ∼3 nm of Al2O3/
In0.53Ga0.47As MOSCAPs with cycles of hydrogen+TMA plasma cleaning after
pre-deposition wet-clean of (a) 10 % HCl for 2 min; (b) BOE for 3 min; (c) 29 %
NH4OH for 2 min; and (d) 20 % HF for 3 min
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Figure 3.2: XPS signals of (a) Al 2p; (b) As 3d; (c) In 3d; and (d) O 1s from ∼4
nm of Al2O3/In0.53Ga0.47As MOSCAPs with cycles of hydrogen+TMA plasma
cleaning after pre-deposition wet-clean of 10 % HCl for 2 min, BOE for 3 min, 29
% NH4OH for 2 min, or (d) 20 % HF for 3 min
56
Pre-oxide Deposition Treatment Techniques Chapter 3
3.2 Influence of Plasma
ALD in-situ pre-oxide deposition treatments with cycles of hydrogen or nitrogen
plasma and TMA have been reported [78, 85]. It is shown that this technique provides
high-quality interface between high-k materials and In0.53Ga0.47As by accommodating
highly scaled dielectrics (sub-nm thickness) with low interface traps densities (in the
low 1012 cm−2eV−1). With optimized conditions, this technique improves interface
properties, especially reducing midgap Dit, independent of the specific dielectric. Op-
timized conditions of plasma are required for each type of plasma species. Since the
III-V substrates are sensitive to plasma conditions, one of the subsequent studies on
the effect of number of plasma+TMA cycles to the interface is shown in ref.[138]. It
is found that for a large number of plasma cycles, damage occurs to the semiconduc-
tor surface as seen from the major increase in the frequency dispersion for negative
bias of the CV curves. In this study, it is also suggested that too few numbers of
cycles is insufficient for cleaning the defects which are responsible for the midgap Dit
response. The plasma cycles are believed to remove the native oxides such as In-,
Ga-, and As-oxides and others sub-oxides from the III-V semiconductor surface.
Furthermore, the increase of the number of plasma+TMA cleaning cycles also
increases the thickness of the interfacial layer as shown in Figure 3.3. Figure 3.3(a),
3.3(b), and 3.3(c) represent HAADF/STEM images of HfO2/In0.53Ga0.47As MOSCAPs
with 7, 10, and 13 cycles of nitrogen+TMA plasma cleaning, respectively. The in-
terfacial layer thickness increases from 1.76 nm for 7 cycles to 2.81 nm for 13 cycles,
which is almost a 60 % increase. The additional thickness is believed to be a result
of an additional oxidation from subsequent oxide deposition cycles. The HfO2 layers
thickness also grows from 4.01 to 4.59 nm, which is likely due the better nucleation
and wetting behavior on the thicker interface layer. However, this increased interfacial
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layer thickness gives a negative effect on scaling EOT. Figure 3.4, shows CV curves
of the MOSCAPs samples from Figure 3.3. The accumulation capacitance density
decreases as the interfacial layer and oxide layer increase from 7 to 13 cycles (from
Figure 3.4(a) to Figure 3.4(c), respectively). The CV curves are all well-behaved
with small frequency dispersion in the depletion region, indicating low midgap Dit.
It is noted that the slightly higher number of cleaning cycle is not detrimental to
the Dit. The frequency dispersion response is still low even for 13 cycles of plasma
cleaning cycles. Thus, closely optimizing the number of plasma cycles is essential for
controlling EOT and midgap Dit.
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Figure 3.3: HAADF/STEM images of HfO2/In0.53Ga0.47As MOSCAPs with ni-
trogen+TMA plasma cleaning (a) 7 cycles; (b) 10 cycles; (c) 13 cycles
Figure 3.4: CV characteristics as a function of frequencies of HfO2/In0.53Ga0.47As
MOSCAPs with nitrogen+TMA plasma cleaning (a) 7 cycles; (b) 10 cycles; (c) 13
cycles
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Table 3.1: Details of Nitrogen Plasma + TMA Surface Cleaning Recipes
Recipe set-up plasma pump TMA purge plasma pump
A (10 s 2 s — 40 ms — 2 s 2 s) × 7
B (5 s 2 s 5 s 40 ms 7 s) × 9 2 s 4 s
A detailed study has been completed for nitrogen plasma+TMA alternating sur-
face cleaning steps in order to achieve further EOT scaling, Dit reduction, and un-
derstand the mechanisms of the interfacial layer. These surface cleaning mechanisms
control gate stack properties. The treatment influences interface chemistry and sur-
face morphology of the stacks, which affect their electrical properties. In this study,
two slightly different in-situ ALD nitrogen plasma+TMA cleaning procedures are
compared for deposition of HfO2 on In0.53Ga0.47As. Both recipes make use of ni-
trogen inductive coupled plasma (ICP) pulses with 100 W of power at 20 mTorr
and 300 ◦C. Main differences between the two recipes are a pump step after nitrogen
plasma and a purge step after TMA pulse, and total number of cycles. Details of each
plasma recipe are shown in Table 3.1, which are referred to as Recipe A and Recipe
B. Samples subjected to Recipe A were exposed to more nitrogen plasma comparing
to Recipe B due to the total time of plasma.
Figure 3.5 shows CV curves and conductance maps measured from ∼4 nm HfO2
on In0.53Ga0.47As MOSCAPs, which were cleaned with Recipe A and Recipe B. The
measured accumulation capacitance densities in both cases are similar, greater than
2.5 µF/cm2, corresponding to sub-nm EOT (Figure 3.5(a) and Figure 3.5(b)). The
high dispersion in accumulation at lower frequencies curves encounter leakage artifacts
from large MOSCAPs gate area. However, measured leakage current at 2 V for 1 MHz
curve is less than 2 mA/cm2. This is not an issue for MOSFETs, which have smaller
gate area. Under negative bias, the frequency dispersion is much less for the gate
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stacks subjected to Recipe B surface cleaning comparing to that of Recipe A. This
characteristic indicates smaller midgap Dit response.
The measured conductance maps confirms the observation from the CV charac-
teristics (Figure 3.5(c) and Figure 3.5(d)). The normalized conductance peaks values,(
Gp
Aωq
)
max
, are 4 times less in the gate stack cleaned by Recipe B shown in Figure
3.5(d) than the values shown for Recipe A (Figure 3.5(c)). The Dit value around
midgap for the gate stack with Recipe B pre-treatment is low, in mid 1012 cm−2eV−1
range. The movement of the normalized conductance peaks also indicates how effi-
cient Fermi level moves around midgap as a function of gate bias. The Fermi level is
unpinned in both cases. Both samples show efficient band bending as more than two
order of magnitude in frequency changes as the peaks values shift between 0 to -1
V. In addition, the narrow trace for the sample treated by Recipe B in Figure 3.5(d)
suggests that band bending movement is large with respect to the change in gate bias.
Thus, Recipe B surface cleaning is more effective in cleaning the midgap Dit that the
conditions form Recipe A. This result emphasizes the sensitivity and importance of
plasma conditions on the III-V substrates even with small changes in the step details.
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Figure 3.5: Electrical characteristics of ∼4-nm-thick HfO2/In0.53Ga0.47As
MOSCAPs with pre-deposition treatment (a) and (c) Recipe A, (b) and (d) Recipe
B. Inset in (b) shows CV curve at 1 MHz from 3 nm HfO2 with cleaning recipe B.
Reprinted with permission from [130]. c© 2013 AIP Publishing LLC.
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Low Dit values can be used to evaluate subthreshold swing as mentioned in equa-
tion 2.1. The optimized nitrogen plasma+TMA pre-treatment (Recipe B) is imple-
mented in III-V MOSFETs by S. Lee et al.[17], and it shows an exceptional perfor-
mance. For example, the results from an InAs quantum well MOSFETs (schematic
shown in Figure 3.6) subjected to Recipe B clean and HfO2 deposition is shown in
Figure 3.7 [17]. For a 40-nm long gate-length (Lg) with undoped vertical spacer, peak
transconductance (gm) of 2.5 mS/µm is measured. The minimum subthreshold swing
(SSmin) is 86 mV/dec at VDS = 0.5 V. For 1-µm Lg, the SSmin at VDS = 0.1 V is
66 mV/dec, which is close to the theoretical value (60 mV/dec). The EOT for these
gate dielectrics is estimated to be about 0.8 nm with Dit of ∼ 3 × 1012 cm−2eV−1. In
addition, gate leakage shown in Figure 3.7(c) is negligible (∼low 10−10 A/µm), which
emphasized that the leakage issues shown in the MOSCAPs data is not a concern for
small transistor devices.
The effectiveness of Recipe B cleaning with HfO2 gate stack is also proven in
tunneling field-effect transistors (TFETs). Figure 3.8 shows cross-section schematic
and TEM image of a staggered-gap In0.65Ga0.35As/GaAs0.4Sb0.6 TFET[139]. The
improvement in the high-k gate stack due to cleaning process allows high drive current
and low subthreshold slope in the staggered-gap TFETs. Figure 3.9 shows transfer
characteristics (IDS-VGS) of the TFETs and their subtreshold swings with DC and
fast IV measurement[139]. The TFETs with 3 nm HfO2 gave the SSmin of 97 mV/dec
at VDS = 0.05 V in DC IV measurement (Figure 3.9(b)). The fast IV measurement
minimizes the trap response, which improve switching slope (Figure 3.9(c)). The
SSmin decreases to 64 mV/dec by this fast IV measurement as shown in Figure
3.9(d). These two results are strong evidence for the high-quality interface formed by
using Recipe B pre-treatment on III-V semiconductor surfaces. The low SSmin values
are direct indications for low midgap Dit values that also appear in low frequency
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dispersion in the depletion of CV curves and low
(
Gp
Aωq
)
max
values in the conductance
map of MOSCAPs data.
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Figure 3.6: Cross-section schematic of an InAs quantum well MOSFET with
∼3-nm-thick HfO2 as gate oxide with pre-deposition treatment Recipe B.
Reprinted with permission from [17]. c© Copyright 2014 IEEE
65
Pre-oxide Deposition Treatment Techniques Chapter 3
Figure 3.7: Electrical characteristics of ∼3-nm-thick HfO2/InAs MOSFETs with
pre-deposition treatment Recipe B. (a) ID-VGS and gm vs. gate bias, (b)
log(ID)-VGS vs. gate bias, (c) log(ID)-VGS vs. gate bias plot for a long chan-
nel device (1 µm) and its gate leakage, and (d) SSmin vs. Lg at VDS = 0.1 and
0.5 V for different spacer thickness deveices. Reprinted with permission from [17].
c© Copyright 2014 IEEE
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Figure 3.8: (a) Cross-section schematic of the staggered-gap TFET layer structure.
(b) Cross-section TEM image of the fabricated staggered-gap TFET with HfO2
as gate oxide with pre-deposition treatment Recipe B. Reprinted with permission
from [139]. c© Copyright 2015 IEEE
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Figure 3.9: Electrical characteristics of HfO2/In0.65Ga0.35As/GaAs0.4Sb0.6 TFETs
with pre-deposition treatment recipe B. (a) transfer characteristics of TFET with
different gate stacks at T = 300 K and VDS = 0.05 V and 0.5 V, (b) SS as a function
of drain current showing improvement with thermal gate metal evaporation and
EOT scaling, and (c-d) Transfer characteristics and SS improve with fast I-V
measurement. SSmin of 64 mV/decade is achieved at VDS = 0.5 V. and its gate
leakage. Reprinted with permission from [139]. c© Copyright 2015 IEEE
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It is important to understand the reasons behind the improvement in the electrical
characteristics from the plasma treatment. Surface morphologies can influence the
electrical properties and provide insights into growth mechanisms. AFM and SEM
images were records from the surfaces of HfO2 films subjected to Recipe A and Recipe
B as shown in Figure 3.10. The surface of the sample cleaned with Recipe A has
rough features with some islands up to 10 nm high (Figure 3.10(a)). On the other
hand, the sample cleaned with Recipe B (Figure 3.10(b)) has a smoother surface
with smaller features less than 2 nm high. Similar features are also represented in the
SEM images. In Figure 3.10(c), the film reveals large voids suggesting poor coverage.
This voids can be notice throughout the surface of this film. This damage possibly
comes from high plasma exposure, which contributes to surface roughening. On the
other hand, the sample with Recipe B cleaning has a smooth and uniform surface.
The better coverage is likely due to the additional pump and purge steps in Recipe B.
Additional time seems to yield a more uniform distribution of nucleation centers. The
improved nucleation also leads to further scaling of the overall EOT. Thinner high-k
films yield lower EOT. Due to enhanced coverage of III-V semiconductor surface,
improved electrical properties are presented (Figure 3.5). In this case, a ∼3-nm HfO2
gate stack can be directly deposited onto In0.53Ga0.47As, resulting in capacitance
density of 3 µF/cm2 at 1 MHz with low midgap Dit, shown in the inset of Figure
3.5(b).
Since TMA and nitrogen are used in the pre-deposition cleaning treatment, it is
important to know their presence in the gate stacks. XPS can be used for determining
chemical compositions in the interface layers between the HfO2/In0.53Ga0.47As. Anal-
ysis from samples subjected to Recipe A and Recipe B are shown in Figure 3.11. From
the survey scan (not shown), it is found that both films contain 0.2 atomic percent
of Al. Figure 3.11(a) and 3.11(b) shows Al 2p peaks at 73.8 eV from Recipe A and
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Recipe B, respectively. The peaks indicate fully oxidized aluminum oxide. The Al 2p
peaks deconvolved into two components Al 2p1/2 and Al 2p3/2, with full width half
maximum (FWHM) of ∼1.2 eV and 0.6 eV separation. Figure 3.11(c) and 3.11(d)
shows As 3d and Hf 5p peaks. The As 3d peak is fitted with three components,
which are As 3d3/2, As 3d5/2 peaks with FWHM of 0.65 eV and ∆As 3d = 0.7 eV, and
Hf 5p1/2 peak with FWHM of 2 eV. The fitting of this peak is complicated by the
overlapping of the Hf 5p1/2 as mentioned earlier in Chapter 2. Careful consideration
of the energy peak splitting of Hf 5p was taken into account. Since there is no other
peak appearing at higher energy than that of the As 3d3/2 peak, it is concluded that
there are no detectable arsenic oxides or sub-oxides in the interfacial layers. This
result emphasizes that fact that Dit is lowered by the elimination of As-oxides, As
suboxides, and As-As bonding components.
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Figure 3.10: Surface morphologies of∼4-nm-thick HfO2/In0.53Ga0.47As MOSCAPs
with pre-deposition treatment (a) and (b) AFM images, (c) and (d) SEM images.
Reprinted with permission from [130]. c© 2013 AIP Publishing LLC.
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Figure 3.11: XPS spectra of ∼1.5-nm-thick HfO2/In0.53Ga0.47As MOSCAPs with
nitrogen plasma+TMA pre-deposition treatments Receipe A and B. (a) and (b)
Al 2p peaks, (c) and (d) As 3d and Hf 5p peaks. Thin lines are fitted peaks.
Reprinted with permission from [130]. c© 2013 AIP Publishing LLC.
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A nitrogen component was also detected by XPS in both samples with a very weak
signal. However, the nitrogen signal is too small to present here. Thus, secondary
ion mass spectrometry (SIMS) is used to determine the presence of nitrogen at the
interface. SIMS signal can provide more information on the spatial distribution of the
chemical species than XPS. 3 kV cesium beam detects negatively charged fragment
at mass 41 (dark blue square symbol), identified as AlN− at the O/As interface as
shown in Figure 3.12(a) and 3.12(b). This presence of this mass is not associated with
hydrocarbon species, AlCH−2 , because hydrocarbon profile drops down monotonically
from the surface showing a different path than mass 41. Moreover, with a 2 kV
oxygen beam, positively-charged mass at 27 was detected at HfO2/In0.53Ga0.47As
interface region on both samples and identified as Al as shown in Figure 3.12(c) and
3.12(d). These results confirm the presence of an oxygen-rich AlOxNy interfacial layer
detected by XPS.
Both XPS and SIMS show no difference in the interfacial chemistry between the
two cleaning recipes. In this experiment, no other In and Ga oxides can be analyzed
because of the weak signals and overlapping with Hf peaks. This result implies that
both techniques are not sufficiently sensitive to the detection of defects atomic ori-
gin. Other techniques such as electron spin resonance might show more sensitivity;
however, it is usually more difficult for the III-V semiconductor than Si. There are
many components to take into consideration and potentially give low signal by over-
lapping peaks. Furthermore, the electrical results and physical morphology suggest
that complete coverage of interfacial layer is critical in passivating defects on III-V
surfaces. Thus, optimizing the cleaning process early and increasing nucleation can
reduce the Dit.
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Figure 3.12: SIMs spectra from cesium beam [(a) and (b)] and oxygen beam
[(c) and (d)] of ∼1.5-nm-thick HfO2/In0.53Ga0.47As with nitrogen plasma+TMA
pre-deposition treatments (a) and (c) Recipe A, (b) and (d) Recipe B.
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In conclusion, an effective passivation layer for the In0.53Ga0.47As can be created
by the assistance of nitrogen plasma and TMA cycle cleaning in in-situ ALD. The
interfacial layer consists of mostly Al2O3, with small amount or nitrogen. The pro-
cess prevents the formation of undesirable As-oxides and As-As bonding, which help
reducing the midgap Dit response. The high quality surface allows the growth of thin-
ner high-k HfO2 film directly on In0.53Ga0.47As, resulting in high capacitance density
MOSCAPs. The process is compatible with transistor fabrications and yield excep-
tionally high device performances that is not limit to In0.53Ga0.47As. This technique
opens the door to other III-V surface passivations. Consequently, this procedure
should be suitable for deposition of other high-k dielectrics without increasing Dit
such as ZrO2. Higher dielectrics constant oxides provide a path to further scale the
EOT.
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Scaling the Equivalent Oxide
Thickness
Parts of this chapter are adaped from ref. [117] and [108]. Reprinted with permission
from [117] and [108]. c© 2014 AIP Publishing LLC.
4.1 Scaling of the High-k Oxides
HfO2 and ZrO2 are two of the most attractive candidates as a suitable gate di-
electrics for achieving high capacitance density CMOS gate stacks due to their high
dielectric constant and large band offset with In0.53Ga0.47As. Both HfO2 and ZrO2
have an at least four times higher dielectric constant than SiO2. The dielectric con-
stant for HfO2 and ZrO2 in our studies was determined to be 17 and 23, respectively.
The calculation took the interfacial layer capacitance and semiconductor capacitance
into consideration as described in Ref.[130] and [117], respectively. The accurate di-
electric constant values are important for reporting the Dit values around midgap from
the conductance map. The overestimation of oxide capacitance will make
(
Gp
Aωq
)
max
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appear too low.
Direct deposition of HfO2 and ZrO2 on In0.53Ga0.47As has been a challenge due to
poor wetting. In the previous section, it has been shown that in-situ ALD nitrogen
plasma+TMA pre-cleaning cycles allows us to achieve high quality interface between
HfO2 and In0.53Ga0.47As, with low Dit and low EOT. In this section, the same pre-
deposition treatment is applied to the In0.53Ga0.47As surface before ZrO2 deposition.
This same treatment allows us to achieve even lower midgap Dit and lower EOT with
the ZrO2 gate stack.
The increase in capacitance density and lower midgap Dit by using ZrO2 as the
gate stack can be seen in Figure 4.1(a). The capacitance density reached 3.5 µF/cm2
at 1 MHz, comparing to ∼2.5 µF/cm2 from HfO2 with approximately the same thick-
ness. A small CV hysteresis of 0.2 V at 1 MHz is shown in Figure 4.1(b). The grey
symbols in Figure 4.1(a) show the issue from gate leakage artifacts, where G/Aω
value becomes higher than the capacitance density. The measured capacitance above
these symbols are not a reliable measure of the capacitance density at low frequencies.
This behavior represents phase error from the instrument, when the phase angle of
the admittance (I/V ratio) is small. However, it is noted that the leakage current
density is less than 0.04 A/cm2 at 1 V shown in Figure 4.1(c). This value is not an
issue for MOSFETs, which have a much smaller area than MOSCAPs, because it is
orders of magnitude less than the Si roadmap specifications. In terms of midgap Dit
response, the frequency dispersion in negative bias is small, indicating low midgap
Dit values.
Consequently, the conductance map in Figure 4.1(d) shows that the
(
Gp
Aωq
)
max
are
low near the midgap (low 1012 cm−2eV−1), which also suggests that the midgap Dit
values is small. The movement of the peaks is also efficient as the
(
Gp
Aωq
)
max
peak shifts
more than two orders of magnitude in frequency as the gate bias is changed from -0.25
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to -0.75 V, indicating large movement of the Fermi level past midgap. The ZrO2 gate
stack was also used in MOSFETs fabrications by S. Lee et al., which results in further
reduction of midgap Dit (ref.[140]). The schematic of the MOSFETs is similar to the
structure shown in Figure 3.6 except the HfO2 is replaced by ZrO2 and thinner InAs
channel. The SSmin of 61 mV/dec is a record for the InAs/In0.53Ga0.47As MOSFET
at VDS = 0.1 V for Lg = 1 µm as shown in Figure 4.2. The SSmin is close to the
theoretical value at 60 mV/dec. Sub-40-nm Lg devices have high peak gm value of >
2 mS/µm due to high gate-channel capacitance. The 25 nm-Lg devices also perform
comparable to or surpassing 20-25 nm Lg Si FinFETs[141] and nanowire FETs[142].
These results indicate very high quality high-k dielectric and III-V semiconductor
interface.
The interface chemistry of this ZrO2/In0.53Ga0.47As gate stacks was studied. A
HAADF/STEM cross-section image by Jack Zhang and XPS spectra are shown in
Figure 4.3. The ZrO2 film in Figure 4.3(a) is uniform and appears amorphous. The
interface layer shows dark contrast indicating a low-atomic number film formed during
the nitrogen+TMA pre-cleaning treatment. As shown earlier in the HfO2 gate stacks,
the film contains Al, O, and a small amount of N. Here, similar results are detected
as shown by the XPS spectra in Figure 4.3(b)-(f). The Zr 3d peak is fitted with Zr
3d5/2 at 182.6 eV, consistent with ZrO2 as shown in Figure 4.3(b). The Al 2p peak
is fitted at 74.2 eV, indicating Al is fully oxidized. For As 3d, the peak is fitted with
two components, at 41.1 eV and 41.8 eV, deriving from In0.53Ga0.47As with FWHM
of 0.7 eV. No As-oxides, As suboxides, or As-As bondings is detected, which is similar
to what shown earlier in HfO2/In0.53Ga0.47As interface.
The earlier study on HfO2 gate stack could not be used to determine the presence
of In or Ga oxides due to the overlapping of Hf peaks. However, since there is no
overlapping peaks in this study with ZrO2 film, more qualitative and quantitative
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Figure 4.1: Electrical charateristics of ∼4 nm ZrO2/In0.53Ga0.47As MOSCAP with
nitrogen plasma+TMA pre-deposition. (a) CV curves as a function of frequency.
Grey symbols indicate where G/Aω value becomes higher than the capacitance
density. (B) CV hysteresis at 1 MHz. (C) Current-voltage characteristics between
-2 V to 2 V. (d) Normalized parallel conductance maps, showing
(
Gp
Aωq
)
max
as a
function of gate bias and frequency. Reprinted with permission from [117]. c©
2014 AIP Publishing LLC.
experiments can be done on these In and Ga components. As a result, In2O3 can be
detected at higher binding energy components for In 3d3/2 and In 3d5/2 as shown in
the shaded area in Figure 4.3(e). Similarly, Ga2O3 is also detected. The survey scan
and the high-resolution peak of In and Ga were used to quantify the amount of In2O3
and Ga2O3 to be at approximately 0.2 at. % (12% of In is oxidized) and 0.5 at. %
(27% of Ga is oxidized), respectively.
According to more information of In- and Ga- oxides, additional insights can be
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Figure 4.2: Electrical characteristics of ∼3-nm-thick ZrO2/InAs MOSFETs with
pre-deposition treatment recipe B. (a) log(ID)-VGS vs. gate bias plot for a long
channel device (1 µm) and its gate leakage, and (b) SSmin vs. Lg at VDS = 0.1
and 0.5 V. Reprinted with permission from [140]. c© Copyright 2014 IEEE
gained about the interface from the HAADF/STEM image in Figure 4.3(a). The top
interface on In0.53Ga0.47As appears brighter than the rest of the layer, which indicates
the presence of In-oxides close to In0.53Ga0.47As interface due to its higher atomic
number than Al-oxide. Consequently, it is suggested that the bulk of the interface
layer is mostly Al-oxide. It is likely that there is excess oxygen in the cleaning
process since the increase in number of the cleaning cycle increase the thickness of
the interfacial layer as described in the earlier section.
In summary, in-situ ALD nitrogen plasma+TMA cleaning cycles can provide a
high quality interface for scaled ZrO2 on In0.53Ga0.47As. The evidence for excep-
tional electrical characteristics by this treatment can be found in MOSCAPs with
low midgap Dit response and MOSFETs with low SSmin. The chemical analysis also
confirms that the absence of As-oxides, As sub-oxide, and As-As bond is related to the
reduction of Dit. The small amount of In2O3 and Ga2O3 does not seem to be detri-
mental to the midgap Dit response. This pre-deposition plasma cleaning technique
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provides an opportunity to further scale down high-k gate stacks on III-V semicon-
ductors. The majority part of the interfacial layer is Al2O3. For further scaling down
of the gate stack, Al2O3 has to be scaled. It is possible to adjust the plasma pre-
cleaning process by using different metal-organic precursors that could replace the
Al2O3 with a higher-k dielectric. One example is Ti precursors, which ideally can
form an interfacial layer consisting of high-k TiO2.
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Figure 4.3: (A) HAAD/STEM cross-section images of 400 ◦C forming-gas annealed
ZrO2/In0.53Ga0.47As interface. (b)-(f) XPS of ∼4 nm ZrO2 on In0.53Ga0.47As
MOSCAPs. (b) Zr 3d peaks; (c) Al 2p peak; (d) As 3d peaks; (e) In 3d peaks;
and (f) Ga 3p peaks. Thin lines are fitted peaks. Reprinted with permission from
[117]. c© 2014 AIP Publishing LLC.
82
Scaling the Equivalent Oxide Thickness Chapter 4
4.2 Scaling of the Interface layer
Crystalline TiO2 can have a dielectric constant as high as 170 in the rutile phase[105].
Its dielectric constant is one of the highest among binary oxides. However, most of
the TiO2 grown by vapor phase techniques produces anatase structure, which has k
value around 30-40. It can possibly be post-annealed a high temperature to achieve a
higher-k state structure (> 700 ◦C), but this is not compatible with III-V transistor
processes. In the following section, a Ti precursor is intentionally use for replacing
Al2O3 in the interface layer in order to help scale down the EOT. The process is
similar to the nitrogen+TMA cycles describe earlier, except the TMA is replace by
Tetrakis(dimethylamido)titanium (TDMAT). In addition, a hold step is also added
to allow the distribution of precursor since the vapor pressure of TDMAT is lower
than that of TMA.
By using similar pre-treatment steps described earlier, cycles of in-situ ALD of
nitrogen plasma+TDMAT are used to create a surface passivation layer consisting of
Ti-oxide. Figure 4.4 shows XPS data with In 3d and Ti 2p peaks for two samples
of ZrO2/In0.53Ga0.47As with 9 and 4 cycles of nitrogen plasma+TDMAT pre-cleaning
treatment. This comparison is used to confirm the presence of Ti in the film. ZrO2 is
chosen here to avoid the issue of Hf peaks overlapping with In, Ga, and As peaks. The
samples were annealed in forming gas for 15 min at 400 ◦C. The thin lines are fitted
to measured data. At 451.9 and 444.3 eV for In 3d3/2 and In 3d5/2 peaks, respectively,
are fitted and consistent with InGaAs [143]. Due to the overlapping of As Auger and
In loss signal to the Ti 2p peaks, signal from ∼1 nm Al2O3/In0.53Ga0.47As sample
without Ti was used for extracting the real signal from Ti 2p peaks. It is noted that
uncertainty exists in the fitting of these Ti peaks. Low intensity peaks of As Auger
at 461 and 468 eV were removed from this background subtraction. The Ti 2p3/2
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peaks appears at 458.7 eV, consistent with TiO2 bonding. With similar confidence,
an additional set of peaks at 457.1 eV and 463.3 eV could also be fitted corresponding
to Ti3+. These peaks could be associated with a sub-oxide and/or some Ti-N or Ti-
O-N bonding. It is difficult to detect N in these XPS studies due to the interference
from N 1s-Ga Auger signals. Comparison between the two samples shows that the
sample with 9 cycles of the pretreatment contain higher amount of Ti than the film
with 4 cycles pretreatment as shown by the greater ratio of Ti:In in the interface with
9 cycles pretreatment (0.92 vs. 0.65). A higher binding energy component indicating
the presence of In2O3 is detected at 452.8 and 445.3 eV as shown in the shade area
of the In 3d peaks. The amount of In2O3, quantified from the survey scan and the
high-resolution, is approximately 0.3-0.4 at.% of the overall interface region. No Ga-
oxides, As-oxides, As suboxide, or As-As bonding could be detected. Therefore, the
interface is mostly TiO2 with small amount of In2O3 and nitrogen.
Electron microscopy was used to investigate the interface. Figure 4.5 shows
HAADF/STEM cross-section images (by Jack Zhang) of∼4 nm HfO2 on In0.53Ga0.47As
MOSCAPs interfaces, subjected to (a) 9 cycles; (b) 6 cycles; (c) 4 cycles; and (d) 2
cycles of the nitrogen plasma+TDMAT pre-deposition treatment. All images show
an amorphous interface between HfO2 and In0.53Ga0.47As. The darker contrast indi-
cates this layer contains a low-atomic number material than HfO2 film. It is likely to
be TiO2 as suggested earlier by the XPS results (Ti has lower atomic number than
Hf). The HfO2 layer shows small crystallinity as seen by wormlike-contrast in the
images. The thickness of the HfO2 is relatively constant as well. The images show
that the amorphous Ti-O interface layer remains relatively constant even though the
number of precleaning cycles changes. This result is opposite to the effect from nitro-
gen plasma+TMA pretreatment cycles shown in Figure 3.4. This result from nitrogen
plasma+TDMAT pretreatment cycles indicates that self-limited growth has occurred.
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Figure 4.4: Ti 2p and In 3d XPS spectra of ∼1 nm ZrO2 on In0.53Ga0.47As
MOSCAPs subjected to 9 and 4 cycles of nitrogen plasma+TDMAT pre-treat-
ment. The black shaded areas indicate peaks associated with In2O3. Thin lines
are fitted peaks. Reprinted with permission from [108]. c© 2014 AIP Publishing
LLC.
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Figure 4.5: HAADF/STEM cross-section images of ∼4-nm HfO2 on In0.53Ga0.47As
MOSCAPs interfaces, subjected to (a) 9 cycles; (b) 6 cycles; (c) 4 cycles; and (d)
2 cycles of the nitrogen plasma+TDMAT pre-deposition treatment. All samples
were annealed in forming gas at 400 ◦C after HfO2 deposition. The TEM foil in
(b) is thicker, so the contrast was adjusted for better comparison with the thinner
foils. Reprinted with permission from [108]. c© 2014 AIP Publishing LLC.
The electrical properties of these films were characterized. Figure 4.6 shows CV
curves of the ∼4-nm HfO2/In0.53Ga0.47As MOSCAPs samples shown in STEM images
from Figure 4.5. With the same oxide thickness, the accumulation capacitance density
increases as the number of nitrogen plasma+TDMAT cycles increases. This increase
is related to the higher Ti content in the film as detected from the XPS. At low
frequencies, the capacitance density suffers leakage artifacts. It is represented by
black circles, indicating where G/ω ≥ C. The measured capacitance values above
these circles are unreliable due to the instrument artifacts mentioned in earlier section.
The frequency dispersion in depletion also varies with the number of pretreat-
ment cycles. The low frequency dispersion hump in negative bias region indicates
small midgap Dit response. This behavior suggests that the optimized number of
pretreatment for midgap response is around 4-6 cycles. On the other hand, the fre-
quency dispersion in accumulation decreases as the number of pretreatment increases.
This dispersion is particularly low for a scaled gate stack on III-V semiconductors with
such a high capacitance density. The origin for the frequency dispersion in accumu-
lation is still under debate in the community[36, 115, 114, 118]. Nonetheless, this low
frequency dispersion in the accumulation from this pretreatment emphasize the im-
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portance of the surface cleaning process to the electrical properties of the interfacial
layer.
At 1 MHz, the accumulation capacitance density reaches 4.5 µF/cm2 for the sam-
ples with 9 cycles of pretreatment (Figure 4.6(a)). The capacitance density for other
samples are also exceptionally high. The higher capacitance density can be reached
by optimizing the pretreatment and the high-k oxides gate stack. For example, CV
curves of ∼ 1 nm HfO2/∼ 3 nm ZrO2 bilayers gate stacks with 6 cycles of nitrogen
plasma+TDMAT pretreatment is shown in Figure 4.7(a). The accumulation capac-
itance density reaches 5.3 µF/cm2 at 2 V and 1 MHz. This capacitance density is
much higher that other gate stacks, where the largest reported values are around 3
µF/cm2. The dashed line in Figure 4.7(a) indicates a CV hysteresis of 0.06 V around
flatband at 1 MHz. This hysteresis is very small, and decreases if the bias is swept
in a smaller range. This behavior indicates that the charge trapping in the oxide is
small. In addition, the CV curve shows a finite slope at negative bias, which indicates
deep depletion. It is one of the indicators that the Fermi level is not pinned and able
to move to the lower half of the bandgap[144].
Figure 4.7(b) shows HAADF/STEM cross-section image (by Jack Zhang) of the
same MOSCAP in Figure 4.7(a). All the layers look smooth and uniform. The inter-
facial layer thickness (labeled Ti-O) is about 0.5 nm which is thinner that the stacks
shown in Figure 4.6. The change in interfacial layer thickness and the incorporation
of ZrO2 result in a higher capacitance density. It is noted that the gate stack with
only ZrO2 results in high leakage characteristics. Thus, HfO2 layer is kept in between
to minimize the issue.
CV curves show small frequency dispersion in both depletion and accumulation
regions. Compared to the frequency dispersion in accumulation of gate stacks with
Al-O interface, the Ti-O interface gives smaller dispersion at high capacitance density.
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Figure 4.7(c) shows a measure of the frequency dispersion in accumulation, expressed
in terms of the coefficient α of a power law fit to the frequency dispersion (Cacc = Af
α,
where Cacc is the accumulation capacitance density at +1 V from flatband, A is a
constant, and f is the frequency). It compares gate stacks of the same high-k oxide,
but with different interfacial layers. The frequency dispersion of HfO2 dielectrics and
the bilayer MOSCAP, with Al-O and Ti-O interface layers are compared as a function
of the maximum capacitance density at 1 MHz. For the Al2O3 interface, α increases
as the accumulation capacitance density increases. On the other hand, for the Ti-O
interface, α decreases as the accumulation capacitance density increases. The higher
accumulation capacitance density results from higher Ti content in the interface by
subjected to more pretreatment cycles as mentioned earlier. It is noted that the ∼ 1
nm HfO2/∼ 3 nm ZrO2 bilayers gate stack with 6 cycles of nitrogen plasma+TDMAT
pretreatment, which has the highest capacitance density, has similar dispersion values
as the HfO2 gate stack with 6 cycles of the same pretreatment.
The small frequency dispersion under depletion in Figure 4.7(a) indicates that this
∼1 nm HfO2/∼3 nm ZrO2 bilayers gate stack with 6 cycles of nitrogen plasma+TDMAT
pretreatment has a small midgap Dit response. A quantitative measure of Dit can be
estimated by the the normalized parallel conductance peak values shown in Figure
4.8(a). Near midgap, the Dit values are in the 10
12 cm−2 eV−1 range, which is similar
to the Al-O interface gate stacks. The efficient movement of the normalized parallel
conductance peaks also emphasizes that the Fermi level is unpinned at midgap. The
large two orders of magnitude shift indicates large band bending with respect to gate
bias. For the same MOSCAP, Figure 4.8(b) shows leakage current as a function of gate
bias. The leakage current density is small as the measured value is 5 mA/cm2 at 1 V.
This value is still below the limit specified by the international technology roadmap
for semiconductors. Overall, the nitrogen plasma+TDMAT pretreatment provides a
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Figure 4.6: CV characteristics of ∼4-nm HfO2 on In0.53Ga0.47As MOSCAPs inter-
faces, subjected to (a) 9 cycles; (b) 6 cycles; (c) 4 cycles; and (d) 2 cycles of the
nitrogen plasma/TDMAT pre-deposition treatment. All samples were annealed in
forming gas at 400 ◦C after HfO2 deposition. The black circles represent where
G/ω ≥ C. Reprinted with permission from [108]. c© 2014 AIP Publishing LLC.
quality interface that allows various superior electrical characteristics comparing to
the nitrogen plasma+TMA pretreatment.
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Figure 4.7: (a) CV characteristics as a function of frequency and (b)
HAADF/STEM cross-section image of In0.53Ga0.47As MOSCAPs with ∼3 nm
ZrO2/∼1 nm HfO2 subjected to 6 cycles of nitrogen plasma+TDMAT pre-treat-
ment. The dashed line in (a) shows downward (positive to negative voltage) sweep
at 1 MHz. The black markers indicate where G/ω ≥ C. (c) Power law coefficient α
of a power law fit of the frequency dispersion (Cacc = Af
α) at +1 V from flatband
for HfO2/In0.53Ga0.47As MOSCAPs with nitrogen plasma/TMA pre-treatment,
and HfO2/In0.53Ga0.47As and ZrO2/HfO2/In0.53Ga0.47As MOSCAPs with nitro-
gen plasma+TDMAT pre-treatment as a function of the 1M Hz accumulation
capacitance density at +1 V from flatband. Reprinted with permission from [108].
c© 2014 AIP Publishing LLC.
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Figure 4.8: (a) Conductance map and leakage of In0.53Ga0.47As MOSCAPs with
∼1 nm HfO2/∼3 nm ZrO2 subjected to 6 cycles of nitrogen plasma+TDMAT
pre-treatment. (a) Normalized parallel conductance maps, showing
(
Gp
Aωq
)
max
as a function of gate voltage and frequency. (b) Current-voltage characteristics
between -2 V and 2 V. All measurements are at room temperature. Reprinted
with permission from [108]. c© 2014 AIP Publishing LLC.
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The leakage current density of different gate stacks can be compared. Figure
4.9(a) shows comparable leakage current density between the HfO2 on Al-O and Ti-O
interfaces, both of which are lower than the ZrO2 gate stack with Al-O interface. All
of the HfO2 films regardless of their interfacial layers show comparable leakage current
density. They also have lower leakage current density than the ZrO2 film with Al-O
interface. The gate stacks with Ti-O interface shows relatively low leakage current,
counterintuitive to what normally expected due to the low conduction band offset
between TiO2 and In0.53Ga0.47As[106, 145]. A possible explanation will be described
later.
The leakage data can be described by direct tunneling[146, 147]:
J =
q3
16pi2~φox,eff
E2 × exp
(
−4
√
2m∗φox,eff
3/2
3~q
E
(
1−
(
1− V
φox,eff
)3/2))
, (4.1)
where q, ~, and E are the elementary charge, the reduced Planck constant, and the
electric field, respectively. The fit parameters were the effective barrier height φox,eff
and the effective mass m∗. The image-force-induced barrier lowering was included
according to
∆φ =
√
Eq3
4piε0εox
, (4.2)
where the effective dielectric permittivity, εox, was estimated to be ∼40 for the amor-
phous Ti-O and the fitting range was between 0 and +0.7 V.
This model describes the leakage data well, as shown in Figure 4.9(b) for 4 nm
HfO2 with 9 cycles of nitrogen plasma+TDMAT pretreatment. This model is used for
extracting φox,eff and m
∗ for HfO2/In0.53Ga0.47As MOSCAP with different number of
nitrogen plasma+TDMAT cycles. As the number of nitrogen plasma+TDMAT pre-
treatment cycles increases, φox,eff values decreases from 2.06 to 1.93 and m
∗ increases
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from 0.17 to 0.2. The changes in the values of these parameters offset each other. As
a result, the leakage current density of the MOSCAPs remains constant for different
interface layer conditions (both Ti-O and Al-O interfaces). As mentioned earlier, the
low leakage current density on the Ti-O is unexpected due to the much lower conduc-
tion band offset to In0.53Ga0.47As (0.6 eV)[106, 145] compared to the offset between
Al2O3 and In0.53Ga0.47As (2.2 eV)[148]. Much higher leakage current would have been
expected for scaled Ti-O interface MOSCAPs. However, the extracted barrier height
suggested values close to 2 eV, which explained why the measured leakage current is
low.
The proposed explanation for the low leakage current density for Ti-O interface
layer is the presence of a large interface dipole. Evidence of the dipole can be found
from the shifts in flat band voltage (VFB). According to:
VFB
q
= φM − χS − φF − Qf
qCox
+ φD, (4.3)
where φM is the effective work function of the metal, χS the affinity of the semicon-
ductor, φD the potential drop due to a dipole layer, Qf fixed charge, and φF is the
Fermi energy, given by
φF =
Eg
2
− kBT ln
(
ND
ni
)
, (4.4)
where Eg the band gap, kB is the Boltzmann constant, T the absolute temperature,
and ND and ni the doping, and intrinsic carrier concentrations.
In this system, φM = 5.15 eV (Ref. [149]), χS = 4.5 eV, and φF = 0.06 eV at
300 K, which gives (φM − χS − φF ) = 0.59 eV. The fixed charge at the interface can
be extracted from the slope of a plot of VFB versus oxide thickness and an estimate
for εox (Equation 4.3), as shown in Figure 4.10 (a). The positive fixed charge for
this system is estimated to be 1 × 1013 cm−2, which is about an order of magnitude
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higher than the fixed charge at the HfO2/SiO2 interface[150]. However, the linear
dependence of VFB on the oxide thickness indicates that the influence of the fixed
charge is small. The intercept value is smaller than (φM − χS − φF ), indicating that
the interface dipole is negative. A negative dipole serves to increase the effective
barrier height[151, 152](the positive end of the dipole points to the semiconductor).
The extracted values of the dipole and the calculated VFB for the MOSCAP samples
with 2, 4, 6, and 9 cycles of nitrogen plasma+TDMAT pretreatment are shown in
Figure 4.10(b). VFB is shifted to more negative bias as the Ti content in the interface
layer increases. Thus, φD becomes more negative. The effect of the negative dipole
increases the barrier height more than the effect of the decrease in Figure 4.9. As the
effective barrier height increases, lower leakage current density can be expected, as
shown in Figure 4.10(c).
In conclusion, the nitrogen plasma+TDMAT pretreatment provides a high qual-
ity interface comparable to the nitrogen plasma+TMA pretreatment, but yields much
higher capacitance density. This advantage results from the presence of the high-k
TiO2 in the interface layer. The modified chemistry in the interface lowers the fre-
quency dispersion in the accumulation significantly, comparing to Al-O interface.
The results show that the region within the thickness of interfacial layer is the origin
of the frequency dispersion. It is in agreement with the modeling of the frequency
dispersion[119]. The absence of As-oxide and As-As bonding confirms the origin
of defects involving with the frequency dispersion, within the XPS detection limit.
Consequently, with suitable engineering designs, this nitrogen plasma+TDMAT pre-
treatment technique is promising for developing high performance III-V transistor
devices.
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Figure 4.9: (a) Current-voltage characteristics of In0.53Ga0.47As MOSCAPs with
either ∼4 nm HfO2 or ∼4 nm ZrO2 dielectrics subjected to 9 cycles of nitrogen
plasma+TMA pre-treatment and ∼4 nm HfO2 samples subjected to 9, 6, 4, and 2
cycles of nitrogen plasma+TDMAT pre-treatment. (b) Comparison of measured
(solid) and fitted (dashed) current-voltage characteristics between 0 V and 1 V of
In0.53Ga0.47As MOSCAPs with ∼4 nm HfO2 sample subjected to 9 cycles nitrogen
plasma+TDMAT pre-treatment. (c) Effective barrier height φox and the effective
mass m∗ as a function of the number of nitrogen plasma+TDMAT pre-treatment
cycles. Reprinted with permission from [108]. c© 2014 AIP Publishing LLC.
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Figure 4.10: (a) Flat band voltage as function of HfO2 thickness of In0.53Ga0.47As
MOSCAPs subjected to 9 cycles of nitrogen plasma+TDMAT pre-treatment. The
line represents is a linear fit to the data. (b) Flat band voltage and calculated
dipole value as a function of the number of cycles of nitrogen plasma+TDMAT
pre-treatment for ∼4 nm HfO2/In0.53Ga0.47As MOSCAPs. (c) Schematic energy
band diagram at flat band of MOSCAP with HfO2/Ti-O/In0.53Ga0.47As dielectrics
showing the effect of an interface dipole on the effective barrier height. The fixed
charge is not shown. Reprinted with permission from [108]. c© 2014 AIP Publish-
ing LLC.
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Chapter 5
High-k Oxides on p-type
In0.53Ga0.47As
5.1 Pretreatment Conditions for High-k Oxides on
p-type In0.53Ga0.47As
Knowledge of band engineering brings attention to highly scaled p-channels for III-
V semiconductors due to the ability to create high barriers for reducing leakage[153].
Many studies have focused on comparing n- and p-type GaAs. Pashley et al. show
that Fermi-level pinning behavior on p-type GaAs(001) are controlled by intrinsic
surface defects such as step edges and missing unit cells, as opposed to kink sites from
self compensation mechanism of acceptors on n-type GaAs(001)[154]. They conclude
that the Fermi level of p-type GaAs(001) will be pinned in lower half of the band gap,
where the energy position depends on the doping level[155]. In addition, Hinkle et al.
show that there was no dectable photoelectrochemical reaction among n- and p-type
Al2O3/GaAs gate stack, but there is a dramatic difference in the frequency dispersion
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in accumulation. It is suggested that the disparity of frequency dispersion for n- and
p-type GaAs is due to the difference in electron and hole trap time constants[156]. For
In0.53Ga0.47As, since the valence band density of states is higher than the conduction
band density of states; thus, the accumulation capacitance of p-type channel should
achieve higher values than those of n-type. To our knowledge, higher accumulation
capacitance density on high-k/p-type In0.53Ga0.47As MOSCAP over that with n-type
counterpart has not been reported, which is likely because high quality interface
between high-k and p-In0.53Ga0.47As has never been achieved.
Different plasma surface cleaning conditions than what have been optimized for
n-type In0.53Ga0.47As are needed for p-type In0.53Ga0.47As. One of the examples is
shown in Figure 5.1 for ∼ 2 nm HfO2/∼ 2 nm ZrO2 bilayers/n- and p-In0.53Ga0.47As
MOSCAPs subjected to 9 cycles of nitrogen plasma+TDMAT pre-treatment. This
surface passivation is optimized for n-type samples and have been confirmed to yield
high quality for high-k oxide/In0.53Ga0.47As interfaces as shown in previous sections.
The high-k oxide film is deposited onto both n- and p-In0.53Ga0.47As substrates simul-
taneously. The n-type sample in Figure 5.1(a) shows steep slope and low frequency
dispersion in accumulation and depletion, which indicates low midgap Dit response.
The capacitance density reaches accumulation around 5 µF/cm2 at 1 MHz and 2 V.
On the other hand, the p-sample (Figure 5.1(b)) shows much lower accumulation
capacitance (< 2.5 µF/cm2 at 1 MHz and 2 V) with larger frequency dispersion in
accumulation. It indicates that the Fermi level for p-type sample is pinned at midgap.
Even though these two samples were subjected to the same pre-treatment cycles and
oxides deposition, the p-type sample performs much worse electrical characteristics.
This result suggests that p-type substrate needs different pre-treatment conditions
than the n-type substrate. It also indicates that the defects can be in different energy
levels of the band gap for n- and p-type channels.
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Figure 5.1: CV characteristics of ∼ 2 nm HfO2/∼ 2 nm ZrO2 bilayers on (a)n-;
(b)p-In0.53Ga0.47As MOSCAPs subjected to 9 cycles of nitrogen plasma + TDMAT
pretreatment.
Many plasma+metal precursor conditions were explored for achieving high-quality
high-k/p-type In0.53Ga0.47As interface, including adjusting number of plasma cycles,
plasma duration, deposition temperatures, different types plasma gases (N2, H2, and
O2), and different precursors (TMA, TDMAT, and TDMAS). The conditions that
have been tested are shown in Appendix B. So far, the most promising pretreatment
for p-type In0.53Ga0.47As is the nitrogen plasma+TMA cycles, which can be referred
to as Recipe A in section 3.1. The results and analysis are shown here.
Figure 5.2 shows CV characteristics of 6 nm HfO2/n-type (left column) and p-
type (right column) In0.53Ga0.47As MOSCAPs subjected to 12 cycles of nitrogen
plasma+TMA pretreatment with the same conditions as Recipe A. Samples were
measured in the dark in Figure 5.2(a) and 5.2(b) and under direct 40 W white light
in Figure 5.2(c) and 5.2(d). All of the CV curves present well-behaved character-
istics. The frequency dispersion in depletion in Figure 5.2(a) and 5.2(b) indicates
small midgap Dit response. In Figure 5.2(c) and 5.2(d), capacitance values are reach-
ing plateau at large depletion bias (negative gate voltage for n-type and positive gate
voltage for p-type). This behavior indicates that the minority carriers are able to
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response faster to the change in the gate voltage compare to when the capacitors are
measured in the dark. Since the exchange of minority carrier generation between the
bulk and the semiconductor surface region has a certain time constant, the rise in
capacitance density is more pronounced at low frequencies where the charges are able
to follow the AC voltage modulation. This is an indication that the Fermi level is not
pinned at miggap for both n-type (left column) and p-type samples.
Comparing accumulation characteristics on n-type substrate with those on p-type
substrate, the hole accumulation on p-In0.53Ga0.47As has higher capacitance density
value than electron accumulation on n-In0.53Ga0.47As (1.77 µF/cm
2 and 1.64 µF/cm2
at 1 MHz, respectively). This behavior agrees with the fact that the valence band
has higher density of states the conduction band in In0.53Ga0.47As. This is another
experimental evidence showing that these gate stacks have high-quality interface,
which allows the Fermi level to move across the band gap and unpin at the midgap of
In0.53Ga0.47As. The difference in the capacitance density indicates that the semicon-
ductor capacitance has significant effect on the measured capacitance due to small
effective mass and low density of states of III-V channel materials[157].
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Figure 5.2: CV characteristics of ∼ 6 nm HfO2 on (a) and (c)n-In0.53Ga0.47As;
(b) and (d)p-In0.53Ga0.47As MOSCAPs subjected to 12 cycles of nitrogen
plasma+TMA pretreatment (similar to Recipe A). (c) and (d) show MOSCAPs
measured with light.
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This difference in accumulation capacitance for n- and p-type channels is also
shown for different dielectrics. The CV data and conductance maps for MOSCAP
with 1.1-nm-Al2O3/4.5-nm-HfO2 bilayer dielectrics are shown in Figure 5.3. The
data shown in Figure 5.3 are from n-type (left column) and p-type (right column)
In0.53Ga0.47As channels, respectively. The CV curves (Figure5.3(a) and Figure 5.3(b))
exhibit well-behaved characteristics. Capacitance densities reach accumulation in
both n- and p-type channels. The frequency dispersion in the depletion region is
small, indicating unpinned interface and low midgap Dit [122, 112]. Accumulation
capacitance density on n-type substrate (Figure 5.3(a)) in lower than those on p-type
substrate (Figure 5.3(b)) (1.7 µF/cm2 and 1.5 µF/cm2 at 1 MHz, respectively).
The conductance map (Figure 5.3(c) and Figure 5.3(d)) shows the normalized
conductance peaks. The
(
Gp
Aωq
)
max
values can be used to estimate the Dit near
midgap[111]. The movement of conductance peaks indicates how efficient the Fermi-
level moves as a function of gate bias[158]. By tracing the maximum of normalized
conductance in Figure 5.3(c) and Figure 5.3(d), the peak moves vertically across the
map. This efficient movement of the conductance peak indicates the Fermi level can
move more than half of the band gap. The Dit values are in the low 10
12 cm−2 eV−1
range, approximately proportional to
(
Gp
Aωq
)
max
multiply by a factor of 2.5[121].
These experimental results emphasize that fact that we have obtained reasonable
high-quality interfaces for HfO2 and Al2O3/HfO2 bilayer gate stack in both n- and
p-type In0.53Ga0.47As channels with the nitrogen plasma+TMA surface treatment
mentioned earlier. This improvement allows further studies of the physical nature
of In0.53Ga0.47As by comparing different behaviors of n- and p-type In0.53Ga0.47As
channels.
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Figure 5.3: n (left column)- and p (right column) In0.53Ga0.47As MOSCAPs with
1.1-nm-Al2O3/4.5-nm-HfO2 bilayers (a) and (b) CV characteristics as a function
of frequency; (c) and (d) Normalized parallel conductance map, showing
(
Gp
Aωq
)
as
a function of gate voltage and frequency
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5.2 Comparisons of Dit Analysis by Terman Method
for High-k Oxides on n- and p-type In0.53Ga0.47As
For further analysis, Figure 5.4 shows a comparison between high-frequency sim-
ulated and 1 MHz experimental CV curves, and extracted band bending from the
Terman method for the bilayers MOSCAPs shown in Figure 5.3. The In0.53Ga0.47As
band parameters are calculated from estimated values in ref. [126] to construct a high
frequency ideal CV curve. The data are from n-type (left column) and p-type (right
column) In0.53Ga0.47As channels, respectively. The model includes nonparabolicity
of the lowest conduction band and higher conduction band valleys for n-type model.
The effect is noticeable in the second upturn in accumulation region of the ideal curve
in Figure 5.4(a). On the other hand, the classical approximation is appropriate for
p-type due to its large density of states.
For this comparison, Cox is estimated to be 2.1 µF/cm
2. The Cox values are in
good agreement with the dielectric constant estimated from thickness series (Al2O3
= 8 ± 1 and HfO2 = 17 ± 2) and physical thickness measured in TEM. From the
simulation, flatband capacitance is 0.78 µF/cm2 and flatband voltage is 0.45 V and
-0.24 V for n- and p-type stacks, respectively. It is noted that the second upturn
in n-type accumulation region never appears in the measurement even for higher
capacitance density gate stacks. By using this Cox, the ideal curve intersects with
the measured curve more than once for n-type channel as shown in Figure 5.4(a).
This behavior results in more crossover points in band bending between 1-2 V in
Figure 5.4(c) and negative Dit values in the conduction band as shown in Figure
5.5, extracted from the Terman analysis. Although using higher number of Cox for
n-type data here would raise the simulated capacitance density and bring Dit values
to positive numbers, the new Cox will be overestimated for p-type Terman analysis
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and the conductance method. It is also logical to use the same Cox value for both
n- and p-type analysis because the dielectrics were deposited simultaneously. Using
too high Cox will underestimate Dit values. In addition, the Cox is already confirmed
with thickness series.
Considering the negative bias region of n-type sample in Figure 5.4(a), the ideal
depletion capacitance does not reach the minimum values, indicating pinned Fermi
level. However, these results are not consistent with to band bending versus gate bias
shown in the Figure 5.4(c). In the negative bias region, Figure 5.4(c) shows that the
band bends more than 0.4 eV, which is more than half of In0.53Ga0.47As band gap.
In addition, Figure 5.3(c) shows efficient peak movement, indicating effective band
bending. It is noted that the dopant concentration of the In0.53Ga0.47As channel is
confirmed with Hall measurement. The possible explanation for this error could be
from ideal semiconductor capacitance density values. The Fermi level can move deep
into the conduction band of In0.53Ga0.47As for large Cox due a small conduction band
density of states. This problem appears for scaled gate stacks. Thus, appropriate
values for higher band valleys are needed. These behaviors (capacitance density
values crossover and negative Dit from Terman analysis) are similarly observed in
the 6-nm-HfO2/n-type In0.53Ga0.47As gate stack when Cox of 2.3 µF/cm
2 in used in
Terman method (not shown here). It is clearly noticed that there are issues with
Terman method when used for analyzing scaled gate stacks on n-type In0.53Ga0.47As
channel.
The Terman analysis for p-type samples are also carried out similarly to their n-
type counterparts. However, as shown in Figure 5.4(b), the ideal CV curve is higher
than the measured curve in hole accumulation region. There is no extra crossover
point between the two curves after the transition from depletion to accumulation.
The value of gives out an ideal curve that matches well with the measured curve.
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Therefore, the simulated Dit values do not become negative. The measured band
bending curve in Figure 5.4(d) bends efficiently along the slope of the ideal curve.
It is also important to note that the ideal CV curve assumes that there is no trap
response to the AC signal due to the extremely high frequency. Thus, trap capacitance
does not contribute to the total capacitance.
Figure 5.4: Comparison of experimental 1 MHz CV of 1.1-nm-Al2O3/4.5-nm-HfO2
bilayers on (a) n- and (b) p-type In0.53Ga0.47As MOSCAPs with calculated high
frequency ideal CV. Comparison of experimental and ideal band bending, Ψs, and
gate voltage by Terman method of (c) n- and (d) p-type In0.53Ga0.47As MOSCAPs.
Another disagreement from the Terman method simulation of n- and p-type sam-
ples is shown in Figure 5.5. Here, Dit distribution is plotted against trap level position
in the band gap for the bilayers MOSCAPs in Figure 5.3 from the Terman method
and conductance method [127, 159]. Vertical dashed lines represent the conduction
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band and valence band of In0.53Ga0.47As. From the Terman method, negative Dit
values are extracted in the conduction band result from the crossover in n-type CV
ideal and measured curves shown earlier. The Dit distributions from the Terman
method on both n- and p-type samples display “V” shape with minimum values at
different energy levels.
Comparing the minimum Dit position within the band gap, the lower half of the
band gap shows a value of 2.2 × 1012 cm−2 eV−1 at 0.46 eV below the conduction
band. This value is extracted from the Dit distribution of p-type sample. In the
upper half of the band gap, the minimum value of 6.6 × 1012 cm−2 eV−1, extracted
from the Dit distribution of n-type sample, is shown at 0.23 eV below the conduction
band. The higher Dit value for n-type arises from the fact that minimum depletion
capacitance does not reach the ideal values in the Terman method. When the slope
of the high-frequency CV curve in the depletion approaches zero, the Terman method
is not applicable.
Considering at midgap (0.375 eV below the conduction band edge), the Dit value
for n-type data are about three times higher than the value of p-type samples. They
are found to be 5.1 × 1012 cm−2 eV−1 for p-type sample and 1.9 × 1013 cm−2 eV−1 for
n-type case. The results suggest that the pre-treatment and oxide deposition may not
affect the same way between n- and p-type substrate. Comparing the Dit distribution
close to the midgap, the results from the Terman and conductance method show the
same trend from both n- and p-type channels. The Dit values from the Terman
method is higher than the Dit from the conductance method because Dit determined
by the Terman method is sensitive to slow traps, while the conductance method only
probes fast traps with short response times. It has been addresses as a limitation of
the conductance method that for the interface with high interface trap capacitance
density, the Dit is underestimated because the measured impedance is dominated by
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oxide capacitance[122].
The results suggest that the Dit profile might simply be different for the two cases.
The discrepancy cannot come from the oxide growth since the oxides were deposited
at the same time on n- and p-type samples. For comparison, Dit distributions for
the ∼6 nm HfO2 MOSCAPs displays similar result (not shown). We found negative
Dit values in the conduction band. The Dit distributions from the Terman method
for n- and p-type samples show “V” shape within the In0.53Ga0.47As bandgap. The
minimum Dit positions within the band gap do not agree. The Dit values at midgap
of n-type are almost an order of magnitude higher than p-type sample. The same
conclusions can be drawn from both systems.
Figure 5.5: Comparison of experimental 1 MHz CV curve of the
1.1-nm-Al2O3/4.5-nm-HfO2 bilayers on (a) n- and (b) p-type In0.53Ga0.47As
MOSCAPs with calculated high frequency ideal CV. Comparison of experimental
and ideal band bending, Ψs, and gate voltage by Terman method of (c) n- and (d)
p-type In0.53Ga0.47As MOSCAPs.
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In summary, the higher accumulation capacitance densities on high-k/ p-type/
In0.53Ga0.47As than n-type samples are presented by using the novel nitrogen plasma+
TMA surface pretreatment[85]. Furthermore, differences in Dit distributions between
n- and p-type In0.53Ga0.47As are shown, which were consistent between the Terman
method and conductance method. Based on the results from these analysis, they
suggest that the Terman method has issues when applied to scaled gate stacks on
n-type channel. The comparisons show differences in n- and p-type analysis are from
the nature of semiconductors. The difference are density of states in the conduction
band and valence band, capture cross sections of electrons and holes, and energetic
asymmetries in the Dit distribution, which cause variation to the time constant of
electron[156]. Further experiment is needed to explain physical reasons that cause
these differences in the n- and p-type channels. The In0.53Ga0.47As band parameters
have to be reestimated. It is necessary to find the optimized pretreatment conditions
that is specifically designed for the p-type III-V substrates for the subsequent high-k
deposition.
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Summary and Outlook
6.1 Dissertation Summary
This section summarizes the research findings in this dissertation for the high-
k/III-V semiconductors, with emphasis on surface passivation techniques. The goal
for this research is to achieve highly scaled high-k/III-V gate stacks with low interface
trap density that is compatible with transistor applications. The introduction to this
dissertation discusses complementary metal-oxide-semiconductors (CMOS) technol-
ogy based on III-V semiconductors, material challenges, and state-of-the-art surface
passivations. Basic understanding of atomic layer deposition (ALD) is introduced to
provide insights for high-k oxides deposition and the optimization process for scaling
their thickness.
Chapter 2 describes experimental details for standard MOS capacitor fabrication
and the characterization techniques. Metal-organic-precursors for ALD used in this
research are introduced and the important details for in-situ plasma ALD are em-
phasized. Both electrical and chemical characterization techniques are needed to gain
full understanding of the interface traps on the III-V semiconductors. Frequency dis-
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persion behaviors of capacitance versus voltage curves with different frequencies are
used for qualitatively determining the midgap interface trap density response. For
quantitative measures, the conductance and Terman methods, are used for approx-
imately extracting interface traps densities, Dit. For the chemical characterization,
XPS and SIMS can be used to study the chemistry of the interfacial layer to further
improve the device performance. The limitations of these techniques on III-V system
are explained. In addition, the importance of annealing conditions and gate metal
depositions are discussed.
In Chapter 3, the novel in-situ ALD surface pre-oxide deposition treatment tech-
niques for n-type/In0.53Ga0.47As are reported. These techniques provide high-quality
interface for high-k oxides on In0.53Ga0.47As with low midgap Dit and low leakage
current. The techniques consist of alternative cycles of hydrogen or nitrogen plasma
+ metal organic precursors, including TMA and TDMAT. It is found that the num-
ber of plasma cycles and plasma power needs to be optimized specifically for different
III-V substrates. The cycles of plasma is believed to remove native oxides, especially
the As-oxides and sub-oxides from the III-V semiconductor surfaces, which are the
origins for high trap density.
The optimized in-situ ALD nitrogen plasma+TMA pretreatment was used for
scaling the HfO2/n-In0.53Ga0.47As gate stacks to sub-nm EOT thickness. The MOSCAP
data shows high accumulation capacitance density of 2.5 µF/cm2 at 1 MHz and 2 V,
and Dit in mid 10
12 cm−2eV−1 range. The low Dit values are confirmed by the low
SSmin values of MOSFETs and TFETs, which were approaching 60 mV/dec. Further-
more, the leakage current density is low. The conductance peak movement suggested
unpinned Fermi level at midgap. These optimized condition result from short plasma
dose, which gives less damage to the semiconductor, and the longer pump and purge
steps for better nucleation. The better nucleation is confirmed by the increase in
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nucleation density, the smooth surface (< 2 nm roughness), and the good coverage of
the HfO2 film shown by SEM and AFM images. The analysis of the interface chem-
istry reveals Al2O3 and small amount of nitrogen. There is no native oxide detected,
as well as As-oxide or suboxides.
Furthermore, this nitrogen plasma+TMA surface cleaning was used for further
scaling of the high-k oxide. In the report, HfO2 was replaced by ZrO2 due to the
higher dielectric constant of ZrO2. As a result, the accumulation capacitance density
reached 3.5 µF/cm2 at 2 V and 1 MHz. The minimum midgap Dit value is in the low
1012 cm−2eV−1 range. The SSmin for InAs/In0.53Ga0.47As MOSFET is a record value
of 61 mV/dec. The leakage current density is slightly higher those of HfO2 gate stacks,
but still under limit of the International Technology Roadmap for Semiconductor.
The interface chemistry analysis indicates similar results to the HfO2 gate stack, but
with additional data. Since there is no overlapping peak of Zr to In and Ga like in
Hf, the amount of In2O3 and Ga2O3 was quantified to be approximately 0.2 at.% and
0.5 at.%, respectively. These oxides are not detrimental to the midgap Dit response.
There is no As-oxides, As sub-oxides, and As-As bond detected. In addition, from
HAADF/STEM image, the bulk interfacial layer is mostly Al-oxide, with the presence
of In-oxides close to In0.53Ga0.47As surface.
The interfacial layer can also be scaled. The TMA precursor was replaced by
TDMAT, which results in TiO2 in the interfacial layer instead of Al2O3. TiO2 in-
creases the dielectric constant of the interfacial layer, which yield higher capacitance
density in the MOSCAPs. The modified interface chemistry from Al2O3 to TiO2
leads to lower frequency dispersion in accumulation. With the optimized conditions
for surface pretreatment and high-k deposition, the capacitance reached 5.3 µF/cm2
at 2 V and 1 MHz curve for ∼ 1 nm HfO2/∼ 3 nm ZrO2 bilayers gate stack with 6
cycles of nitrogen plasma+TDMAT pretreatment. The minimum midgap Dit value
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is in the low 1012 cm−2eV−1 range, similar to those of Al-interface gate stacks. The
interfacial layer shows self-limited growth by presenting constant thickness with the
increase in the pretreatment cycles. A higher number of pretreatment cycles yields
higher Ti amount incorporated into the layer, resulting in higher capacitance density.
The interfacial layer is mostly TiO2, with a small amount of In2O3 and nitrogen. No
Ga-oxides, As-oxides, As suboxides, or As-As bonding are detected. The unexpected
presence of dipole layer in the interface helps maintain barrier height between oxide
and semiconductor, retaining low leakage current density in the MOSCAPs.
In addition, high-k deposition on p-type In0.53Ga0.47As was studied. Higher accu-
mulation capacitance density for gate stacks with nitrogen plasma+TMA pretreat-
ment on p-type In0.53Ga0.47As compare to n-type samples were observed. The higher
accumulation capacitance density is expected due to the higher density of states near
the valence band than the conduction band in In0.53Ga0.47As. However, it is rarely
seen because of the high Dit. The conductance method indicated unpinned Fermi
level at midgap and low Dit in both n- and p-type samples. The Terman method
presented some issues for the n-type samples analysis, resulting in negative Dit val-
ues in the conduction band. The problem arose when the gate stack is highly scaled.
Different in-situ ALD surface passivation conditions were tested. It is concluded that
p-type In0.53Ga0.47As needs different optimized conditions than n-type substrate.
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6.2 Future work
To further improve the III-V device performance, the interface chemistry of high-
k gate dielectrics/III-V substrates need to be understood. XPS and SIMS present
some limitations in detection limits for oxidation states of the gate stacks with III-V
semiconductors. Synchrotron radiations are one of the available methods to study
the oxidation states of the III-V substrates. It can enhance surface sensitivity by
tuning photon energy, which can separate the binding energies that are very close
together such as In 4d and Ga 3d peaks. This creates possibility to accurately identify
the origin of the interface states. In addition, electron spin resonance spectroscopy
(ESR) can be used to study the component of semiconductor bondings from the
unpaired electrons. For III-V semiconductors, antisite defects and dangling bonds
can be detected in ESR such as As+Ga, In and Ga dangling bonds. More studies can
be done on In0.53Ga0.47As to gain more understanding on the energy of the defects.
Moreover, XPS can be used to determine the band offset between TiO2 and
In0.53Ga0.47As interface of both n- and p-type substrates. It can be used to focus on
finding the effective band offset with different number of nitrogen plasma+TDMAT
pretreatment cycles. Combining this XPS results with the dipole information on the
p-type In0.53Ga0.47As substrate, the results can provide more insights on the effect of
the dipole on the band structure and further analysis on Dit near the band edges.
In addition, more research on the fundamental properties of the III-V materials
has to be done to achieve more accurate band gap parameters. These parameters are
needed for simulating the high-frequency ideal CV curve for the Terman method, as
well as calculating the energy distribution of trap response time for the conductance
method. Especially for the Terman analysis, the band parameters for the higher band
valleys are important for the highly-scaled gate stacks. In addition, optimization of
114
Summary and Outlook Chapter 6
surface cleaning on p-type In0.53Ga0.47As is needed for achieving highly-scaled gate
stacks. The in-situ plasma ALD nitrogen plasma+TMA can be used to achieve
high quality interface between high-k oxide and p-type In0.53Ga0.47As. Additional
experiments can be done to study contribution of dipole on p-type In0.53Ga0.47As. It
can provide more information on the difference in oxide capacitance when comparing
the fitting between n- and p-type substrates.
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Forming Gas Anneal Protocol
A.1 Procedure for Annealing in Quartz Tube Fur-
nace
Forming gas: 5% H2 95% N2
Additional precautions:
• Wear a fire retardant lab coat.
• Only start flowing gas in when the furnace is cool.
• Turn on the forming gas before loading samples.
• Use plastic gloves inside heat-proved gloves when handling end cap of glass tube.
• Keep the forming gas flow when unloading.
Procedures
1. Check the fume hood following the fume hood usage guide. Always work with
the sash at or below the level of the red arrow sticker.
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2. Turn on the main switch of the furnace and check the temperature.
3. Only continue if the furnace is cool.
4. Turn on the forming gas by,
(a) Turn on the main cylinder valve
(b) Turn on the gauge valve
(c) Check the forming gas is not empty
(d) Adjust the flow meter to ∼5 on the scale
(e) Wait for 5 min.
5. Remove furnace end cap.
6. Using plastic gloves, load samples on to the center of a glass carrier and use a
glass rod to push to carrier to the center of the tube.
7. Replace the furnace end cap.
8. Adjust temperature controller of the furnace to the desire temperature. (The
ramping rate is 10 ◦C/min.)
9. Start timing.
10. After the time is done, adjust the temperature controller to the minimum (10
◦C).
11. Wait until the temperature read below 60 ◦C.
12. Using heat-proved gloves, remove the end cap and pull the boat back from the
center using the glass rod.
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13. Replace the end cap and wait 5 min to allow wafers to cool down before they
are exposed to air on removal from the furnace.
14. Remove the end cap and unload the carrier and the wafers.
15. Replace the carrier and the end cap.
16. Turn off the forming in the reverse order:
(a) Adjust the flow meter to 0 on the scale
(b) Turn off the gauge valve
(c) Turn off the main cylinder valve
17. Turn off the main switch of the furnace.
18. Record the use in the logbook.
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Test Conditions for Optimizing
Pretreatment of p-InGaAs
B.1 Optimizing Pre-Treatment Conditions for p-
Type InGaAs
n is n-type InGaAs, p is p-type InGaAs, and α is accumulation dispersion.
Table B.1: Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
B N TMA 9 HfO2 40 38 higher Cacc
n, high α
B N TMA 9 ZrO2 40 38 higher Cacc
n, high α
Continued on next page
119
Test Conditions for Optimizing Pretreatment of p-InGaAs Chapter B
Table B.1 – Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
pn1
(B)
N TMA 13 HfO2 50 47.9 slightly
higher Cacc
p, high α
pn2
(A)
N TMA 13 HfO2 50 51.8 similar Cacc,
thicker film
pn3
(A)
N TMA 13 HfO2 50 53.81 similar Cacc,
thicker film
pn4
(B)
N TMA 15 HfO2 50 50.02 similar Cacc,
high α
pn5
(A)
N TMA 15 HfO2 50 58 similar Cacc,
thick film
pn6 N+Ar
20 sccm
TMA 15 HfO2 50 50.37 similar Cacc,
high α (sim-
ilar to pn4)
pn7 N:H
20:5
TMA 15 HfO2 50 50 higher Cacc
n, high α
(bad p)
pn8 N 3 s TMA 9 HfO2 50 53.1 similar Cacc,
high α (sim-
ilar to pn4)
Continued on next page
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Table B.1 – Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
pn9 N 5 s TMA 9 HfO2 50 48.5 higher Cacc
n, high α
(bad p)
pn10
(B)
N TMA 9 Al2O3/
HfO2
3/40 40.52 higher Cacc
n, high α
pn11
(B)
N TMA 9 Al2O3/
HfO2
3/35 36.04 higher Cacc
n, high α
pn12
(B)
N TMA 9 Al2O3/
HfO2
5/45 47.78 slightly
higher Cacc
n
pn13
(B)
N TMA 9 Al2O3/
ZrO2
5/45 46.61 higher Cacc
n, high α
(bad p)
pn14 N
(after)
400 W
TMA
(before)
3 HfO2 50 45.47 higher Cacc
n, high α
Continued on next page
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Table B.1 – Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
pn15 N
(after)
250 W
TMA
(before)
5 HfO2 50 46.04 higher Cacc
n, high
midgap Dit,
pinned both
type, high
α p
pn16 N TDMASi 9 HfO2 50 46.87 higher Cacc
n, high α
pn17
(B)
N TMA 9 HfO2 50 46.86 (NH4)2S
wet clean
10 min, bad
n, higher
Cacc n, ok
p, high α
pn18 N TDMASi 20 HfO2 50 44.53 low Cacc,
high α
pn19 N TDMASi 14 HfO2 50 43.66 higher Cacc
n, high Dit,
high α
Continued on next page
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Table B.1 – Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
pn20 H 3 s TMA 9 HfO2 50 43.78 higher Cacc
n, high Dit,
high α
pn21 H 3 s TMA 9 HfO2 50 46.24 higher Cacc
n, high Dit,
high α
pn22 N TDMASi 5 HfO2 50 41.75 lost n, high
α
pn23 O
(after)
TDMASi
(before)
3 HfO2 50 42.44 high Dit n,
lost p
pn24 N 2 s TMA 13 HfO2 50 61.65 Tdep=200
◦C,
higher Cacc
n
pn25 N 2 s TMA 9 HfO2 50 54.44 Tdep=200
◦C,
higher Cacc
n
pn26 N TDMASi 11 Hf02 50 44.03 higher Cacc
n, high α
pn27 N TMA 11 HfO2 50 55 Tdep=200
◦C,
similar Cacc
Continued on next page
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Table B.1 – Tested Pretreatment Conditions for p-InGaAs
Recipe Plasma
type
Precursor no.
cycles
High-k no.
cycles
tox
(A˚)
Note
pn28 N TMA 9 HfO2 45 49.93 Tdep=200
◦C,
higher Cacc
n, high α
pn29 N 4 s TMA 5 HfO2 45 48.13 Tdep=200
◦C,
higher Cacc
n, high α
pn31 N TDMAT 13 HfO2 45 47.56 High Dit,
higher Cacc
n, high α
pn32 N TDMAT 15 HfO2 50 47.47 High Dit,
higher Cacc
n, high α
124
Bibliography
[1] International Technology Roadmap for Semiconductors.
[2] U.P. Gomes, Y.K. Yadav, S. Chowdhury, K. Rajan, S. Rathi, and D. Biswas.
Prospects of III-V for Logic Applications. Journal of Nano- and Electronic
Physics, 4(2):02009, 2012.
[3] Michael Barth, G. Bruce Rayner, Stephen McDonnell, Robert M. Wallace,
Brian R. Bennett, Roman Engel-Herbert, and Suman Datta. High quality
HfO2/p-GaSb(001) metal-oxide-semiconductor capacitors with 0.8nm equiva-
lent oxide thickness. Applied Physics Letters, 105(22):222103, 2014.
[4] Laura B. Ruppalt, Erin R. Cleveland, James G. Champlain, Brian R. Bennett,
J. Brad Boos, and Sharka M. Prokes. Electronic properties of atomic-layer-
deposited high-k dielectrics on GaSb(001) with hydrogen plasma pretreatment.
Journal of Vacuum Science & Technology B, Nanotechnology and Microelec-
tronics: Materials, Processing, Measurement, and Phenomena, 33(4):04E102,
2015.
[5] R. M. Wallace, Paul C. McIntyre, Jiyoung Kim, and Yoshio Nishi. Atomic Layer
Deposition of Dielectrics on Ge and IIIV Materials for Ultrahigh Performance
Transistors. MRS Bulletin, 34(07):493–503, 2009.
[6] M. L. Huang, Y. C. Chang, C. H. Chang, T. D. Lin, J. Kwo, T. B. Wu, and
M. Hong. Energy-band parameters of atomic-layer-deposition Al2O3InGaAs
heterostructure. Applied Physics Letters, 89(1):012903, 2006.
[7] C. L. Hinkle, a. M. Sonnet, E. M. Vogel, S. McDonnell, G. J. Hughes, M. Milo-
jevic, B. Lee, F. S. Aguirre-Tostado, K. J. Choi, H. C. Kim, J. Kim, and R. M.
Wallace. GaAs interfacial self-cleaning by atomic layer deposition. Applied
Physics Letters, 92(7):071901, 2008.
[8] P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, M. Hong, K. K.
Ng, and J. Bude. Depletion-mode InGaAs metal-oxide-semiconductor field-
effect transistor with oxide gate dielectric grown by atomic-layer deposition.
Applied Physics Letters, 84(3):434, 2004.
125
[9] Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk. Capacitance-voltage studies
on enhancement-mode InGaAs metal-oxide-semiconductor field-effect transistor
using atomic-layer-deposited Al2O3 gate dielectric. Applied Physics Letters,
88(26):263518, 2006.
[10] Y. Xuan, P. D. Ye, H. C. Lin, and G. D. Wilk. Minority-carrier characteristics
of InGaAs metal-oxide-semiconductor structures using atomic-layer-deposited
Al2O3 gate dielectric. Applied Physics Letters, 89(13):132103, 2006.
[11] Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, and P. D. Ye. Submicrometer inversion-
type enhancement-mode InGaAs MOSFET with atomic-layer-deposited Al2O3
as gate dielectric. IEEE Electron Device Letters, 28(11):935–938, 2007.
[12] T. D. Lin, H. C. Chiu, P. Chang, L. T. Tung, C. P. Chen,
M. Hong, J. Kwo, W. Tsai, and Y. C. Wang. High-performance self-
aligned inversion-channel In0.53Ga0.47As metal-oxide-semiconductor field-
effect-transistor with Al2O3Ga2O3(Gd2O3) as gate dielectrics. Applied Physics
Letters, 93(3):033516, 2008.
[13] Han-Chung Lin, Wei-E. Wang, Guy Brammertz, Marc Meuris, and Marc Heyns.
Electrical study of sulfur passivated In0.53Ga0.47As MOS capacitor and tran-
sistor with ALD Al2O3 as gate insulator. Microelectronic Engineering, 86(7-
9):1554–1557, jul 2009.
[14] Yi Xuan, Peide D. Ye, and Tian Shen. Substrate engineering for high-
performance surface-channel III-V metal-oxide-semiconductor field-effect tran-
sistors. Applied Physics Letters, 91(23):232107, 2007.
[15] T.D. Lin, H.C. Chiu, P. Chang, Y.H. Chang, Y.D. Wu, M. Hong, and J. Kwo.
Self-aligned inversion-channel In0.75Ga0.25As metaloxidesemiconductor field-
effect-transistors using UHV-Al2O3/Ga2O3(Gd2O3) and ALD-Al2O3 as gate
dielectrics. Solid-State Electronics, 54(9):919–924, 2010.
[16] Ning Li, Eric S. Harmon, James Hyland, David B. Salzman, T. P. Ma,
Yi Xuan, and P. D. Ye. Properties of InAs metal-oxide-semiconductor struc-
tures with atomic-layer-deposited Al2O3 Dielectric. Applied Physics Letters,
92(14):143507, 2008.
[17] Sanghoon Lee, Cheng-ying Huang, Doron Cohen-elias, Brian J. Thibeault,
William J. Mitchell, Varistha Chobpattana, Susanne Stemmer, Arthur C Gos-
sard, and Mark J. W. Rodwell. Highly Scalable Raised Source/Drain InAs
Quantum Well MOSFETs Exhibiting Ion=482 uA/um at Ioff=100 nA/um and
VDD=0.5 V. IEEE Electron Device Letters, 35(6):621–623, 2014.
126
[18] Cheng Ying Huang, Xinyu Bao, Zhiyuan Ye, Sanghoon Lee, Hanwei Chiang,
Haoran Li, Varistha Chobpattana, Brian Thibeault, William Mitchell, Susanne
Stemmer, Arthur Gossard, Errol Sanchez, and Mark Rodwell. Ultrathin InAs-
channel MOSFETs on Si substrates. International Symposium on VLSI Tech-
nology, Systems, and Applications, Proceedings, 2015-June:0–1, 2015.
[19] W. E. Spicer, I. Lindau, P. Skeath, and C.Y. Su. Unified defect model and
beyond. Journal of Vacuum Science & Technology, 17(5):1019–1027, 1980.
[20] W. E. Spicer, I. Lindau, P Pianetta, P.W. Chye, and C.M. Carner. Fundamental
Studies of III-V Surfaces and the (III-V)-oxide Interface. Thin Solid Films,
56(5):1–18, 1979.
[21] A Callegari, P D Hoh, D A Buchanan, and D Lacey. Unpinned gallium
oxide/GaAs interface by hydrogen and nitrogen surface plasma treatment.
10598(July 1988):332–334, 1989.
[22] Noriyuki Taoka, Masafumi Yokoyama, Sang Hyeon Kim, Student Member,
Rena Suzuki, Sunghoon Lee, Ryo Iida, Takuya Hoshii, Wipakorn Jevasuwan,
Tatsuro Maeda, Tetsuji Yasuda, Osamu Ichikawa, Noboru Fukuhara, and
Masahiko Hata. Impact of Fermi Level Pinning Due to Interface Traps Inside
the Conduction Band on the Inversion-Layer Mobility in InxGa1-xAs Metal
Oxide Semiconductor Field Effect Transistors. IEEE Transactions on Device
and Materials Reliability, 13(4):456–462, 2013.
[23] W. E. Spicer. Pinning and Fermi level movement at GaAs surfaces and in-
terfaces. Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and
Films, 8(3):2084, 1990.
[24] J. Robertson, Y. Guo, and L. Lin. Defect state passivation at III-V oxide inter-
faces for complementary metaloxidesemiconductor devices. Journal of Applied
Physics, 117(11):112806, 2015.
[25] G Sixt, K H Ziegler, and W.R. Fahrner. Properties of Anodic Oxide Films On
n-Type GaAs, GaAs0.6P0. 4 And GaP. Thin Solid Films, 56:107–116, 1979.
[26] P.W. Chye, I.A. Babalola, T. Sukegawa, and W.E. Spicer. Photoemission stud-
ies of surface states and Schottky-barrier formation on InP. Physical Review B,
13(10):4439–4446, 1976.
[27] W. E. Spicer, I. Lindau, P.E. Gregory, C.M. Garner, P Pianetta, and P.W. Chye.
Synchrotron radiation studies of electronic structure and surface chemistry of
GaAs, GaSb, and InP. Journal of Vacuum Science and Technology, 13(4):780,
1976.
127
[28] H. H. Wieder. Perspectives on IIIV compound MIS structures. Journal of
Vacuum Science and Technology, 15(4):1498, 1978.
[29] P.W. Chye, I. Lindau, P Pianetta, C.M. Garner, C.Y. Su, and W. E. Spicer.
Photoemission study of Au Schottky-barrier formation on GaSb, GaAs, and
InP using synchroton radiation. Physical Review B, 18(10):5545–5559, 1978.
[30] Igor Krylov, Arkady Gavrilov, Moshe Eizenberg, and Dan Ritter. Indium out-
diffusion and leakage degradation in metal/Al2O3/In0.53Ga0.47As capacitors.
Applied Physics Letters, 103(5):053502, 2013.
[31] W. Cabrera, B. Brennan, H. Dong, T. P. O’Regan, I. M. Povey, S. Monaghan,
E. O’Connor, P. K. Hurley, R. M. Wallace, and Y. J. Chabal. Diffusion of
In0.53Ga0.47As elements through hafnium oxide during post deposition an-
nealing. Applied Physics Letters, 104(1):011601, jan 2014.
[32] K. Stiles. Oxygen adsorbed on GaAs(110) surfaces: The effect of temperature
on band bending. Journal of Vacuum Science & Technology B: Microelectronics
and Nanometer Structures, 6(4):1170, 1988.
[33] M. L. Huang, Y. C. Chang, C. H. Chang, Y. J. Lee, P. Chang, J. Kwo, T. B.
Wu, and M. Hong. Surface passivation of III-V compound semiconductors
using atomic-layer-deposition-grown Al2O3. Applied Physics Letters, 87(25):1–
3, 2005.
[34] Darby L. Winn, Michael J. Hale, Tyler J. Grassman, Andrew C. Kummel, Ravi
Droopad, and Matthias Passlack. Direct and indirect causes of Fermi level
pinning at the SiOGaAs interface. Journal of Chemical Physics, 126(8):0–12,
2007.
[35] T. T. Chiang. Arsenic on GaAs: Fermi-level pinning and thermal desorption
studies. Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and
Films, 7(3):724, 1989.
[36] C. L. Hinkle, Arif M Sonnet, E. M. Vogel, S. McDonnell, G. J. Hughes, M. Milo-
jevic, B. Lee, F. S. Aguirre-Tostado, K. J. Choi, J. Kim, and R. M. Wallace.
Frequency dispersion reduction and bond conversion on n -type GaAs by in
situ surface oxide removal and passivation. Applied Physics Letters, 91(16):2–5,
2007.
[37] B. Brennan and G. Hughes. Identification and thermal stability of the native
oxides on InGaAs using synchrotron radiation based photoemission. Journal of
Applied Physics, 108(5), 2010.
128
[38] M. J. Hale, S. I. Yi, J. Z. Sexton, a. C. Kummel, and M. Passlack. Scanning
tunneling microscopy and spectroscopy of gallium oxide deposition and oxida-
tion on GaAs(001)-c(28)/(24). Journal of Chemical Physics, 119(13):6719–6728,
2003.
[39] C. L. Hinkle, M. Milojevic, B. Brennan, Arif M Sonnet, F. S. Aguirre-Tostado,
G. J. Hughes, E. M. Vogel, and R. M. Wallace. Detection of Ga suboxides
and their impact on III-V passivation and Fermi-level pinning. Applied Physics
Letters, 94(16):1–4, 2009.
[40] R. Lo Nigro, R. G. Toro, G. Malandrino, G. G. Condorelli, V. Raineri, and
I. L. Fragal. Praseodymium Silicate as a High-k Dielectric Candidate: An In-
sight into the Pr2O3-Film/Si-Substrate Interface Fabricated Through a Metal-
Organic Chemical Vapor Deposition Process. Advanced Functional Materials,
15(5):838–845, 2005.
[41] Tung-Ming Pan, Chao-Sung Liao, Hui-Hsin Hsu, Chun-Lin Chen, Jian-Der Lee,
Kuan-Ti Wang, and Jer-Chyi Wang. Excellent frequency dispersion of thin
gadolinium oxide high-k gate dielectrics. Applied Physics Letters, 87(26):262908,
2005.
[42] Yi Zhao, Koji Kita, Kentaro Kyuno, and Akira Toriumi. Dielectric and electrical
properties of amorphous La1-xTaxOy films as higher-k gate insulators. Journal
of Applied Physics, 105(3):034103, 2009.
[43] Minha Seo, Seong Keun Kim, Yo-Sep Min, and Cheol Seong Hwang. Atomic
layer deposited HfO2 and HfO2/TiO2 bi-layer films using a heteroleptic Hf-
precursor for logic and memory applications. Journal of Materials Chemistry,
21(46):18497, 2011.
[44] K C Chan, P F Lee, D F Li, and J Y Dai. Memory characteristics and the
tunneling mechanism of Au nanocrystals embedded in a DyScO3 high-k gate
dielectric layer. Semiconductor Science and Technology, 26(2):025015, 2011.
[45] S Abermann, G Pozzovivo, J Kuzmik, G Strasser, D Pogany, J-F Carlin,
N Grandjean, and E Bertagnolli. MOCVD of HfO2 and ZrO2 high-k gate di-
electrics for InAlN/AlN/GaN MOS-HEMTs. Semiconductor Science and Tech-
nology, 22(12):1272–1275, 2007.
[46] G. He, L. D. Zhang, M. Liu, and Q Fang. Composition optimization and UV-
annealing dependence on the electrical properties of Hf1xSixO2/Si gate stacks.
Surface and Interface Analysis, 43(5):865–868, 2011.
[47] S.H. Jeong, I.S. Bae, Y.S. Shin, S.-B. Lee, H.-T. Kwak, and J.-H. Boo. Physical
and electrical properties of ZrO2 and YSZ high-k gate dielectric thin films grown
by RF magnetron sputtering. Thin Solid Films, 475(1-2):354–358, 2005.
129
[48] R.B. Konda, C. White, J. Smak, R. Mundle, M. Bahoura, and a.K. Pradhan.
High-k ZrO2 dielectric thin films on GaAs semiconductor with reduced regrowth
of native oxides by atomic layer deposition. Chemical Physics Letters, 583:74–
79, 2013.
[49] John Robertson. High dielectric constant gate oxides for metal oxide Si tran-
sistors. Reports on Progress in Physics, 69(2):327–396, 2005.
[50] M. C. Zeman, C. C. Fulton, G. Lucovsky, R. J. Nemanich, and W.-C. Yang.
Thermal stability of TiO[sub 2], ZrO[sub 2], or HfO[sub 2] on Si(100) by photo-
electron emission microscopy. Journal of Applied Physics, 99(2):023519, 2006.
[51] P. L. Gareso, M. Buda, L. Fu, H. H. Tan, and C. Jagadish. Suppression of
thermal atomic interdiffusion in C-doped InGaAs/AlGaAs quantum well laser
structures using TiO2 dielectric layers. Applied Physics Letters, 85(23):5583–
5585, 2004.
[52] Chih-Feng Yen and Ming-Kwei Lee. Low equivalent oxide thickness of
TiO2/GaAs MOS capacitor. Solid-State Electronics, 73:56–59, jul 2012.
[53] L. J. Brillson. Fermi level pinning and chemical interactions at metalInxGa1-
xAs(100) interfaces. Journal of Vacuum Science & Technology B: Microelec-
tronics and Nanometer Structures, 4(4):919, 1986.
[54] Yoontae Hwang, Roman Engel-Herbert, and Susanne Stemmer. Influence of
trimethylaluminum on the growth and properties of HfO2/In0.53Ga0.47As in-
terfaces. Applied Physics Letters, 98(5):052911, 2011.
[55] Eun Ji Kim, Evgueni Chagarov, Joel Cagnon, Yu Yuan, Andrew C. Kum-
mel, Peter M. Asbeck, Susanne Stemmer, Krishna C. Saraswat, and Paul C.
McIntyre. Atomically abrupt and unpinned Al2O3/In0.53Ga0.47As interfaces:
Experiment and simulation. Journal of Applied Physics, 106(12):124508, 2009.
[56] Gregory C. DeSalvo, Bozada Christopher A., John L. Ebel, David C. Look,
John P. Barrette, Charles L. a. Cerny, Ross W. Dettmer, James K. Gille-
spie, Charles K. Havasy, Thomas J. Jenkins, Kenichi Nakano, Carl I. Pettiford,
Tony K. Quach, James S. Sewell, and G. David Via. Wet Chemical Digital
Etching of GaAs at Room Temperature. Journal of The Electrochemical Soci-
ety, 143(11):3652, 1996.
[57] D. Buttari, S. Heikman, S. Keller, and U.K. Mishra. Digital etching for highly
reproducible low damage gate recessing on AlGaN/GaN HEMTs. Proceedings.
IEEE Lester Eastman Conference on High Performance Devices, 2002.
130
[58] Sanghoon Lee, Cheng Ying Huang, Andrew D. Carter, Jeremy J M Law,
Doron C. Elias, Varistha Chobpattana, Brian J. Thibeault, William Mitchell,
Susanne Stemmer, Arthur C. Gossard, and Mark J W Rodwell. High transcon-
ductance surface channel In0.53Ga0.47As MOSFETs using MBE source-drain
regrowth and surface digital etching. Conference Proceedings - International
Conference on Indium Phosphide and Related Materials, 1:7–8, 2013.
[59] Jianqiang Lin, Xin Zhao, Dimitri a. Antoniadis, and Jesus a. Del Alamo. A
novel digital etch technique for deeply scaled III-V MOSFETs. IEEE Electron
Device Letters, 35(4):440–442, 2014.
[60] Masaharu Kobayashi, Gaurav Thareja, Yun Sun, Niti Goel, Mike Garner,
Wilman Tsai, Piero Pianetta, and Yoshio Nishi. The effects of wet surface
clean and in situ interlayer on In 0.52 Al0.48 As metal-oxide-semiconductor
characteristics. Applied Physics Letters, 96(14):2–4, 2010.
[61] Yun Sun, Piero Pianetta, Po Ta Chen, Masaharu Kobayashi, Yoshio Nishi,
Niti Goel, Michael Garner, and Wilman Tsai. Arsenic-dominated chemistry
in the acid cleaning of InGaAs and InAlAs surfaces. Applied Physics Letters,
93(19):1–4, 2008.
[62] B J Skromme, C J Sandroff, E Yablonovitch, and T Gmitter. Effects
of passivating ionic films on the photoluminescence properties of GaAs.
07701(October):2022–2024, 1987.
[63] Takahisa Ohno. Sulfur passivation of GaAs surfaces. Physical Review B,
44(12):6306–6311, 1991.
[64] Peng Jin, S. H. Pan, Y. G. Li, C. Z. Zhang, and Z. G. Wang. Electronic
properties of sulfur passivated undoped-n+ type GaAs surface studied by pho-
toreflectance. Applied Surface Science, 218(1-4):210–214, 2003.
[65] E. O’Connor, B. Brennan, V. Djara, K. Cherkaoui, S. Monaghan, S. B. New-
comb, R. Contreras, M. Milojevic, G. Hughes, M. E. Pemble, R. M. Wallace,
and P. K. Hurley. A systematic study of ([NH4]2S passivation (22%, 10%, 5%,
or 1%) on the interface properties of the Al2O3/In0.53Ga0.47As/InP system for
n-type and p-type In0.53Ga0.47As epitaxial layers. Journal of Applied Physics,
109(2):024101, 2011.
[66] G. Smolinsky. Plasma etching of IIIV compound semiconductor materials and
their oxides. Journal of Vacuum Science and Technology, 18(1):12, 1981.
[67] V. M. Donnelly, D. L. Flamm, and D. E. Ibbotson. Plasma etching of III-
V compound semiconductors. Journal of Vacuum Science & Technology A:
Vacuum, Surfaces, and Films, 1(2):626, 1983.
131
[68] Randolph H. Burton and Cathy L. Hollien. Etching of gallium arsenide and
indium phosphide in RF discharges through mixtures of trichlorofluoromethane
and oxygen. Journal of Applied Physics, 54(1983):6663, 1983.
[69] James Werking, Jeff Schramm, Chanh Nguyen, Evelyn L. Hu, and Herbert
Kroemer. Methane/hydrogen-based reactive ion etching of InAs, InP, GaAs,
and GaSb. Applied Physics Letters, 58(18):2003, 1991.
[70] Woei-cherng Wu, Chao-sung Lai, Shih-ching Lee, Ming-wen Ma, Tien-sheng
Chao, Jer-chyi Wang, Pai-chi Chou, Jian-hao Chen, Kuo-hsing Kao, Wen-cheng
Lo, Tsung-yi Lu, Li-lin Tay, and Nelson Rowell. Fluorinated HfO2 Gate Di-
electrics Engineering for CMOS by pre- and post- CF4 Plasma Passivation.
IEEE Transactions on Electron Devices, 1(Il):6–9, 2008.
[71] P.F.a. Meharg, E.a. Ogryzlo, I. Bello, and W.M. Lau. Surface damage and depo-
sition on gallium arsenide resulting from low energy carbon ion bombardment.
Surface Science, 271(3):468–476, 1992.
[72] M. Heinbach, J. Kaindl, and G. Franz. Lattice damage in III/V compound
semiconductors caused by dry etching. Applied Physics Letters, 67(14):2034,
1995.
[73] F. Capasso and G.F. Williams. A Proposed Hydrogenation/Nitridization Passi-
vation Mechanism for GaAs and Other III-V Semiconductor Devices , Including
InGaAs Long Wavelength Photodetectors. journal of electrochemical society,
129(1):821–824, 1982.
[74] J. H. Thomas. X-ray Photoelectron Spectroscopy Analysis of Changes in InP
and InGaAs Surfaces Exposed to Various Plasma Environments. Journal of
The Electrochemical Society, 135(5):1201, 1988.
[75] S. J. Pearton, F. Ren, C. R. Abernathy, W. S. Hobson, T. R. Fullowan,
R. Esagui, and J. R. Lothian. Damage introduction in InP and InGaAs during
Ar and H2 plasma exposure. Applied Physics Letters, 61(5):586–588, 1992.
[76] C. Marchiori, D. J. Webb, C. Rossel, M. Richter, M. Sousa, C. Gerl, R. Ger-
mann, C. Andersson, and J. Fompeyrine. H plasma cleaning and a-Si passivation
of GaAs for surface channel device applications. Journal of Applied Physics,
106(11):114112, 2009.
[77] Wilhelm Melitz, Jian Shen, Tyler Kent, Andrew C. Kummel, and Ravi
Droopad. InGaAs surface preparation for atomic layer deposition by hydrogen
cleaning and improvement with high temperature anneal. Journal of Applied
Physics, 110(1):013713, 2011.
132
[78] Andrew D. Carter, William J. Mitchell, Brian J. Thibeault, Jeremy J. M. Law,
and Mark J. W. Rodwell. Al2O3 Growth on (100) In0.53Ga0.47As Initiated by
Cyclic Trimethylaluminum and Hydrogen Plasma Exposures. Applied Physics
Express, 4(9), 2011.
[79] A.J. Shuskus. Passivation of III-V semiconductor surfaces by plasma nitrida-
tion, 1984.
[80] Takuya Hoshii, Sunghoon Lee, Rena Suzuki, Noriyuki Taoka, Masafumi
Yokoyama, Hishashi Yamada, Masahiko Hata, Tetsuji Yasuda, Mitsuru
Takenaka, and Shinichi Takagi. Reduction in interface state density of
Al2O3/InGaAs metal-oxide-semiconductor interfaces by InGaAs surface nitri-
dation. Journal of Applied Physics, 112(2012):073702, 2012.
[81] C. Weiland, a. K. Rumaiz, J. Price, P. Lysaght, and J. C. Woick. Passivation
of In0.53Ga0.47As/ZrO2 interfaces by AlN atomic layer deposition process.
Journal of Applied Physics, 114(3):034107, 2013.
[82] T. Aoki, N. Fukuhara, T. Osada, H. Sazawa, M. Hata, and T. Inoue. Nitride pas-
sivation reduces interfacial traps in atomic-layer-deposited Al2O3/GaAs (001)
metal-oxide-semiconductor capacitors using atmospheric metal-organic chemi-
cal vapor deposition. Applied Physics Letters, 105(3):033513, 2014.
[83] Yuzheng Guo, Liang Lin, and John Robertson. Nitrogen passivation at
GaAs:Al2O3 interfaces. Applied Physics Letters, 102(9):091606, 2013.
[84] R. Suzuki, N. Taoka, M. Yokoyama, S. Lee, S. H. Kim, T. Hoshii, T. Yasuda,
W. Jevasuwan, T. Maeda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka,
and S. Takagi. 1-nm-capacitance-equivalent-thickness HfO2/Al2O3/InGaAs
metal-oxide-semiconductor structure with low interface trap density and low
gate leakage current density. Applied Physics Letters, 100(13):132906, 2012.
[85] Varistha Chobpattana, Junwoo Son, Jeremy J. M. Law, Roman Engel-
Herbert, Cheng-Ying Huang, and Susanne Stemmer. Nitrogen-passivated di-
electric/InGaAs interfaces with sub-nm equivalent oxide thickness and low in-
terface trap densities. Applied Physics Letters, 102(2):022907, 2013.
[86] Yanzhen Wang, Yen-Ting Chen, Han Zhao, Fei Xue, Fei Zhou, and Jack C.
Lee. Improved Electrical Properties of HfO2-Based Gate Dielectrics on InP
Substrate Using Al2O3/HfO2 and SF6 Plasma Treatment. Electrochemical and
Solid-State Letters, 14(7):H291, 2011.
[87] Yoontae Hwang, Varistha Chobpattana, Jack Y. Zhang, James M. LeBeau,
Roman Engel-Herbert, and Susanne Stemmer. Al-doped HfO2/In0.53Ga0.47As
metal-oxide-semiconductor capacitors. Applied Physics Letters, 98(14):142901,
2011.
133
[88] T. D. Lin, Y. H. Chang, C. a. Lin, M. L. Huang, W. C. Lee, J. Kwo, and
M. Hong. Realization of high-quality HfO2 on In0.53Ga0.47As by in-situ
atomic-layer-deposition. Applied Physics Letters, 100:172110, 2012.
[89] C.L. Hinkle, E.M. Vogel, P.D. Ye, and R.M. Wallace. Interfacial chemistry of
oxides on InxGa(1x)As and implications for MOSFET applications. Current
Opinion in Solid State and Materials Science, 15(5):188–207, 2011.
[90] Gang He, Xiaoshuang Chen, and Zhaoqi Sun. Interface engineering and chem-
istry of Hf-based high-k dielectrics on IIIV substrates. Surface Science Reports,
68(1):68–107, mar 2013.
[91] Richard W. Johnson, Adam Hultqvist, and Stacey F. Bent. A brief review of
atomic layer deposition: From fundamentals to applications. Materials Today,
17(5):236–246, 2014.
[92] K Mistry, C Allen, C Auth, B Beattie, D Bergstrom, M Bost, M Brazier,
M Buehler, A Cappellani, R Chau, C Choi, G Ding, K Fischer, T Ghani,
R Grover, W Han, D Hanken, M Hattendorf, J He, J Hicks, R Huessner, D In-
gerly, P Jain, R James, L Jong, S Joshi, C Kenyon, K Kuhn, K Lee, H Liu,
J Maiz, B Mcintyre, P Moon, J Neirynck, S Pae, C Parker, D Parsons, C Prasad,
L Pipes, M Prince, P Ranade, T Reynolds, J Sandford, L Shifren, J Sebastian,
J Seiple, D Simon, S Sivakumar, P Smith, C Thomas, T Troeger, P Vander-
voorn, S Williams, and K Zawadzki. A 45nm Logic Technology with High-
k+Metal Gate transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm
Dry Patterning, and 100% Pb-free Packaging. Electron Devices Meeting, 2007.
IEDM 2007. IEEE International, pages 247–250, 2007.
[93] Kelin J. Kuhn. Considerations for ultimate CMOS scaling. IEEE Transactions
on Electron Devices, 59(7):1813–1828, 2012.
[94] Steven M George. Atomic Layer Deposition: An Overview. Chem. Rev.,
110:111, 2010.
[95] Riikka L. Puurunen. Surface chemistry of atomic layer deposition: A case
study for the trimethylaluminum/water process. Journal of Applied Physics,
97(12):121301, 2005.
[96] Dennis M. Hausmann, Esther Kim, Jill Becker, and Roy G. Gordon. Atomic
layer deposition of hafnium and zirconium oxides using metal amide precursors.
Chemistry of Materials, 14(10):4350–4358, 2002.
[97] Kaupo Kukli, Tero Pilvi, Mikko Ritala, Timo Sajavaara, Jun Lu, and Markku
Leskela¨. Atomic layer deposition of hafnium dioxide thin films from hafnium
tetrakis(dimethylamide) and water. Thin Solid Films, 491(1-2):328–338, 2002.
134
[98] L. Nyns, A. Delabie, J. Swerts, S. Van Elshocht, and S. De Gendt.
ALD and Parasitic Growth Characteristics of the Tetrakisethylmethylamino
Hafnium (TEMAH)/H2O Process. Journal of The Electrochemical Society,
157(11):G225, 2010.
[99] E. P. Gusev, E. Cartier, D. A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-
Schmidt, and C. D’Emic. Ultrathin high-K metal oxides on silicon: Process-
ing, characterization and integration issues. Microelectronic Engineering, 59(1-
4):341–349, 2001.
[100] Charles L. Dezelah, Jaakko Niinisto¨, Kaupo Kukli, Frans Munnik, Jun Lu,
Mikko Ritala, Markku Leskela¨, and Lauri Niinisto¨. The Atomic Layer Depo-
sition of HfO2 and ZrO2 using Advanced Metallocene Precursors and H2O as
the Oxygen Source. Chemical Vapor Deposition, 14(11-12):358–365, nov 2008.
[101] David Vanderbilt, Xinyuan Zhao, and Davide Ceresoli. Structural and dielectric
properties of crystalline and amorphous ZrO2. Thin Solid Films, 486:125–128,
2005.
[102] A. Feinberg and C. H. Perry. Structural disorder and phase transitions in ZrO2-
Y2O3 system. Journal of Physics and Chemistry of Solids, 42(6):513–518, 1981.
[103] Kaupo Kukli, Jarkko Ihanus, Mikko Ritala, and Markku Leskela. Tailoring the
dielectric properties of HfO2-Ta2O5 nanolaminates. Applied Physics Letters,
68(26):3737–3739, 1996.
[104] R. D. Shannon. Dielectric polarizabilities of ions in oxides and fluorides. Journal
of Applied Physics, 73(1):348–366, 1993.
[105] Ulrike Diebold. The surface science of titanium dioxide. Surface Science Re-
ports, 48(5-8):53–229, 2003.
[106] Roman Engel-Herbert, Yoontae Hwang, James M. LeBeau, Yan Zheng, and
Susanne Stemmer. Chemical beam deposition of high- k gate dielectrics on
III-V semiconductors: TiO2 on In0.53Ga0.47As. In MRS Proceedings, volume
1155, pages 1155–C13–02. CMOS Gate-Stack Scaling - Materials, Interfaces and
Reliability Implications, Mater. Res. Soc. Symp. Proc., 2009.
[107] Goutam Kumar Dalapati, Aaditya Sridhara, Andrew See Weng Wong,
Ching Kean Chia, Sung Joo Lee, and Dongzhi Chi. Characterization of sput-
tered TiO2 gate dielectric on aluminum oxynitride passivated p-GaAs. Journal
of Applied Physics, 103(3):0–5, 2008.
[108] Varistha Chobpattana, Evgeny Mikheev, Jack Y. Zhang, Thomas E. Mates,
and Susanne Stemmer. Extremely scaled high-k/In0.53Ga0.47As gate stacks
135
with low leakage and low interface trap densities. Journal of Applied Physics,
116(12):124104, sep 2014.
[109] Hyoungsub Kim, Paul C. McIntyre, Chi On Chui, Krishna C. Saraswat, and
Susanne Stemmer. Engineering chemically abrupt high-k metal oxide/silicon in-
terfaces using an oxygen-gettering metal overlayer. Journal of Applied Physics,
96(6):3467–3472, 2004.
[110] T. Das, C. Mahata, C. K. Maiti, E. Miranda, G. Sutradhar, and P. K. Bose.
Effects of Ti incorporation on the interface properties and band alignment
of HfTaOx thin films on sulfur passivated GaAs. Applied Physics Letters,
98(2):022901, 2011.
[111] Koen Martens, Chi On Chui, Guy Brammertz, Brice De Jaeger, Duygu Kuzum,
Marc Meuris, Marc Heyns, Tejas Krishnamohan, Krishna C. Saraswat, Her-
man E. Maes, and Guido Groeseneken. On the Correct Extraction of Interface
Trap Density of MOS Devices With High-Mobility Semiconductor Substrates.
IEEE Transactions on Electron Devices, 55(2):547–556, feb 2008.
[112] Igor Krylov, Lior Kornblum, Arkady Gavrilov, Dan Ritter, and Moshe Eizen-
berg. Experimental evidence for the correlation between the weak inversion
hump and near midgap states in dielectric/InGaAs interfaces. Applied Physics
Letters, 100(17):173508, 2012.
[113] T. Sawada and H. Hasegawa. Anomalous frequency dispersion of MOS ca-
pacitors formed on n-type GaAs by anodic oxidation. Electronics Letters,
12(18):471, 1976.
[114] Susanne Stemmer, Varistha Chobpattana, and Siddharth Rajan. Frequency dis-
persion in III-V metal-oxide-semiconductor capacitors. Applied Physics Letters,
100(23):233510, 2012.
[115] Yu Yuan, Lingquan Wang, Bo Yu, Byungha Shin, Jaesoo Ahn, Paul C. Mcin-
tyre, Peter M. Asbeck, Mark J. W. Rodwell, and Yuan Taur. A Distributed
Model for Border Traps in. Electron Device Letters IEEE, 32(4):485–487, 2011.
[116] G. Brammertz, A. Alian, H. C. Lin, M. Meuris, M. Caymax, and W. E. Wang. A
Combined Interface and Border Trap Model for High Mobility Substrate Metal-
Oxide-Semiconductor Devices Applied to In0.53Ga0.47As and InP Capacitors.
IEEE Transactions on Electron Devices, 58(11):3890, 2011.
[117] Varistha Chobpattana, Thomas E. Mates, Jack Y. Zhang, and Susanne Stem-
mer. Scaled ZrO2 dielectrics for In0.53Ga0.47As gate stacks with low interface
trap densities. Applied Physics Letters, 104(18):182912, 2014.
136
[118] Igor Krylov, Dan Ritter, and Moshe Eizenberg. The dispersion in accumula-
tion at InGaAs-based metal/oxide/semiconductor gate stacks with a bi-layered
dielectric structure. Journal of Applied Physics, 118(8):084502, 2015.
[119] R. V. Galatage, D. M. Zhernokletov, H. Dong, B. Brennan, C. L. Hinkle, R. M.
Wallace, and E. M. Vogel. Accumulation capacitance frequency dispersion of
III-V metal-insulator-semiconductor devices due to disorder induced gap states.
Journal of Applied Physics, 116(1):014504, jul 2014.
[120] J. Shewchun, A Waxmanij, and G Warpield. TUNNELING IN MIS
STRUCTURES-I. Solid-State Electronics, 10:1165–1186, 1967.
[121] E.H. Nicollian and J.R. Brews. MOS (Metal Oxide Semiconductor) Physics and
Technology. John Wiley & Sons, Inc., 1982.
[122] Roman Engel-Herbert, Yoontae Hwang, and Susanne Stemmer. Comparison of
methods to quantify interface trap densities at dielectric/III-V semiconductor
interfaces. Journal of Applied Physics, 108(12):124101, 2010.
[123] Yoontae Hwang. High dielectric constant gate oxide for III-V CMOS. PhD
thesis, University of California, Santa Barbara, 2011.
[124] W. Shockley and W. T. Read. Statistics of the Recombination of Holes and
Electrons. Physical Review, 87(46):835–842, 1952.
[125] Guy Brammertz, Koen Martens, Sonja Sioncke, Annelies Delabie, Matty Cay-
max, Marc Meuris, and Marc Heyns. Characteristic trapping lifetime and
capacitance-voltage measurements of GaAs metal-oxide-semiconductor struc-
tures. Applied Physics Letters, 91(13), 2007.
[126] I. Vurgaftman, J. R. Meyer, and L. R. Ram-Mohan. Band parameters for
IIIV compound semiconductors and their alloys. Journal of Applied Physics,
89(11):5815, 2001.
[127] Roman Engel-Herbert, Yoontae Hwang, and Susanne Stemmer. Quantification
of trap densities at dielectric/III-V semiconductor interfaces. Applied Physics
Letters, 97(6):062905, 2010.
[128] L.M. Terman. An investigation of surface states at a silicon/silicon oxide inter-
face employing metal-oxide-silicon diodes. Solid-State Electronics, 5(5):285–299,
1962.
[129] Han-Ping Chen, Yu Yuan, Bo Yu, Chih-Sheng Chang, Clement Wann, and Yuan
Taur. Re-examination of the extraction of MOS interface-state density by C-V
stretchout and conductance methods. Semiconductor Science and Technology,
28(8):085008, 2013.
137
[130] Varistha Chobpattana, Thomas E. Mates, William J. Mitchell, Jack Y. Zhang,
and Susanne Stemmer. Influence of plasma-based in-situ surface cleaning pro-
cedures on HfO2/In0.53Ga0.47As gate stack properties. Journal of Applied
Physics, 114(15):154108, 2013.
[131] Martin M. Frank, Glen D. Wilk, Dmitri Starodub, Torgny Gustafsson, Eric
Garfunkel, Yves J. Chabal, John Grazul, and David a. Muller. HfO2 and
Al2O3 gate dielectrics on GaAs grown by atomic layer deposition. Applied
Physics Letters, 86(15):152904, 2005.
[132] Eun Ji Kim, Lingquan Wang, Peter M. Asbeck, Krishna C. Saraswat, and
Paul C. McIntyre. Border traps in Al2O3/In0.53Ga0.47As (100) gate stacks and
their passivation by hydrogen anneals. Applied Physics Letters, 96(1):012906,
2010.
[133] Yoontae Hwang, Roman Engel-Herbert, Nicholas G. Rudawski, and Susanne
Stemmer. Effect of postdeposition anneals on the Fermi level response of
HfO2/In0.53Ga0.47As gate stacks. Journal of Applied Physics, 108(3):034111,
2010.
[134] R. V. Galatage, H. Dong, D. M. Zhernokletov, B. Brennan, C. L. Hinkle, R. M.
Wallace, and E. M. Vogel. Effect of post deposition anneal on the characteristics
of HfO2/InP metal-oxide-semiconductor capacitors. Applied Physics Letters,
99(2011):97–100, 2011.
[135] Minseok Choi, Anderson Janotti, and Chris G. Van De Walle. Hydrogen passi-
vation of impurities in Al2O3. ACS Applied Materials and Interfaces, 6:4149–
4153, 2014.
[136] Greg J. Burek, Yoontae Hwang, Andrew D. Carter, Varistha Chobpattana,
Jeremy J. M. Law, William J. Mitchell, Brian J. Thibeault, Susanne Stem-
mer, and Mark J. W. Rodwell. Influence of gate metallization processes on
the electrical characteristics of high-k/In0.53Ga0.47As interfaces. Journal of
Vacuum Science & Technology B: Microelectronics and Nanometer Structures,
29(4):040603, 2011.
[137] Ching-Hui Chen, Evelyn L. Hu, and Pierre M. Petroff. Metallization-induced
damage in III-V semiconductors. Journal of Vacuum Science & Technology B:
Microelectronics and Nanometer Structures, 16(6):3354, nov 1998.
[138] Varistha Chobpattana. High Dielectric Constant Oxides on III-V Complemen-
tary Metal-Oxide-Semiconductors. PhD thesis, University of California, Santa
Barbara, 2013.
138
[139] Bijesh Rajamohanan, Rahul Pandey, Varistha Chobpattana, Canute Vaz, David
Gundlach, Kin P Cheung, John Suehle, Susanne Stemmer, and Suman Datta.
0.5 V Supply Voltage Operation of In0.65Ga0.35As/GaAs0.4Sb0.6 Tunnel FET.
IEEE Electron Device Letters, 36(1):20–22, 2015.
[140] S Lee, Varistha Chobpattana, C.-Y Huang, Brian J. Thibeault, W Mitchell,
Susanne Stemmer, a C Gossard, and Mark J. W. Rodwell. Record Ion
(0.50 mA/µm at VDD = 0.5 V and Ioff = 100 nA/µm) 25 nm-Gate-Length
ZrO2/InAs/InAlAs MOSFETs. Symposium on VLSI Technology: Digest of
Technical Papers, pages 1–2, 2014.
[141] C. H. Jan, U. Bhattacharya, R. Brain, S. J. Choi, G. Curello, G. Gupta,
W. Hafez, M. Jang, M. Kang, K. Komeyli, T. Leo, N. Nidhi, L. Pan, J. Park,
K. Phoa, a. Rahman, C. Staus, H. Tashiro, C. Tsai, P. Vandervoorn, L. Yang,
J. Y. Yeh, and P. Bai. A 22nm SoC platform technology featuring 3-D tri-
gate and high-k/metal gate, optimized for ultra low power, high performance
and high density SoC applications. Technical Digest - International Electron
Devices Meeting, IEDM, pages 44–47, 2012.
[142] S. Bangsaruntip, K. Balakrishnan, S. L. Cheng, J. Chang, M. Brink, I. Lauer,
R. L. Bruce, S. U. Engelmann, a. Pyzyna, G. M. Cohen, L. M. Gignac, C. M.
Breslin, J. S. Newbury, D. P. Klaus, a. Majumdar, J. W. Sleight, and M. a.
Guillorn. Density scaling with gate-all-around silicon nanowire MOSFETs for
the 10 nm node and beyond. Technical Digest - International Electron Devices
Meeting, IEDM, pages 526–529, 2013.
[143] B.V. Crist. Handbook of Monochromatic XPS spectra. John Wiley & Sons, Inc.,
New York, 2000.
[144] M. Passlack, M. Hong, E. F. Schubert, G. J. Zydzik, J. P. Mannaerts, W. S.
Hobson, and T. D. Harris. Advancing metaloxidesemiconductor theory: Steady-
state nonequilibrium conditions. Journal of Applied Physics, 81(11):7647, 1997.
[145] Jaesoo Ahn, Irina Geppert, Marika Gunji, Martin Holland, Iain Thayne,
Moshe Eizenberg, and Paul C. McIntyre. Titania/alumina bilayer gate insu-
lators for InGaAs metal-oxide-semiconductor devices. Applied Physics Letters,
232902(99):2–4, 2011.
[146] K.F. Schuegraf and H. Chenming. Hole injection SiO2 breakdown model for
very low voltage lifetime extrapolation. IEEE Transactions on Electron Devices,
41(5):761–767, 1994.
[147] Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand. Leakage
current mechanisms and leakage reduction techniques in deep-submicrometer
CMOS circuits. Proceedings of the IEEE, 91(2):305–327, 2003.
139
[148] N V Nguyen, M Xu, O a Kirillov, P D Ye, C Wang, K Cheung, and J S Suehle.
Band offsets of Al2O3/InxGa(1-x)As (x = 0.53 and 0.75) and the effects of
postdeposition annealing. Applied Physics Letters, 96(5):52107, 2010.
[149] Herbert B. Michaelson. The work function of the elements and its periodicity.
Journal of Applied Physics, 48(11):4729–4733, 1977.
[150] Raghavasimhan Sreenivasan, Paul C. McIntyre, Hyoungsub Kim, and Kr-
ishna C. Saraswat. Effect of impurities on the fixed charge of nanoscale HfO2
films grown by atomic layer deposition. Applied Physics Letters, 89(11):112903,
2006.
[151] Jenny Hu, Krishna C. Saraswat, and H.-S. Philip Wong. Metal/III-V effective
barrier height tuning using atomic layer deposition of high-κ/high-κ bilayer
interfaces. Applied Physics Letters, 99(9):092107, 2011.
[152] AnPing Huang, XiaoHu Zheng, ZhiSong Xiao, Mei Wang, ZengFeng Di, and
Paul K. Chu. Interface dipole engineering in metal gate/high-k stacks. Chinese
Science Bulletin, 57(22):2872–2878, aug 2012.
[153] Serge Oktyabrsky. Fundamentals of III-V Semiconductor MOSFETs. Springer
US, Boston, MA, 2010.
[154] M D Pashley, K W Haberern, and R M Feenstra. Tunneling spectroscopy on
compensating surface-defects induced by si doping of molecular-beam epitaxi-
ally grown gaas(001). J. Vac. Sci. Technol. B, 10(001):1874–1880, 1992.
[155] M. D. Pashley, K. W. Haberern, R. M. Feenstra, and Kirchner P.D. Different
Fermi-level pinning behavior on n- and p-type GaAs(001). Physical Review B,
48(7):4612–4615, 1993.
[156] C. L. Hinkle, Arif M Sonnet, M. Milojevic, F. S. Aguirre-Tostado, H. C. Kim,
J. Kim, R. M. Wallace, and E. M. Vogel. Comparison of n-type and p-type GaAs
oxide growth and its effects on frequency dispersion characteristics. Applied
Physics Letters, 93(11):113506, 2008.
[157] T. Yang, Y. Liu, P. D. Ye, Y. Xuan, H. Pal, and M. S. Lundstrom. Inver-
sion capacitance-voltage studies on GaAs metal-oxide-semiconductor structure
using transparent conducting oxide as metal gate. Applied Physics Letters,
92(25):252105, 2008.
[158] H. C. Lin, Guy Brammertz, Koen Martens, Guilhem de Valicourt, Laurent
Negre, Wei-E Wang, Wilman Tsai, Marc Meuris, and Marc Heyns. The Fermi-
level efficiency method and its applications on high interface trap density oxide-
semiconductor interfaces. Applied Physics Letters, 94(15):153508, 2009.
140
[159] Yoontae Hwang, Roman Engel-Herbert, Nicholas G. Rudawski, and Susanne
Stemmer. Analysis of trap state densities at HfO2/In0.53Ga0.47As interfaces.
Applied Physics Letters, 96(10):102910, 2010.
141
